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1 Einleitung 
Lastwechselfestigkeit von modernen Aufbau- und 
Verbindungstechniken bei hohen Temperaturhüben 
Die zunehmenden technologischen Fortschritte bei der Herstellung von 
Leistungsbauelementen ermöglichen die Realisierung von immer höheren Schaltleistungen.   
IGBT  Module (Insulated Gate Bipolar Transistor) z.B. bestehend aus 24 Transistoren können 
als Einzelschalter eingesetzt werden und Ströme bis 3600 A gegen Spannungen bis 1600V 
schalten. Dabei entstehen Verlustleistungen bis zu 400 Watt pro Chip [SCH97]. Im Vergleich 
zu den gesteuerten Leistungen  bleiben die entsehenden Verluste gering. Wenn man allerdings 
bedenkt, dass diese Verluste innerhalb einer Chipfläche kleiner als 2 cm2  entstehen,  kann die 
Verlustleistungsdichte >200 Watt pro cm2 betragen. Dadurch entstehen  
Sperrschichttemperaturen, die nur durch zuverlässige Aufbau- und Verbindungskonzepte im 
zulässigen Bereich gehalten werden können. Weiterhin werden Leistungsbauelemente heute 
zunehmend von der Automobil Industrie eingesetzt. Dort werden hohe thermische 
Anforderungen gestellt, da der Betrieb der elektronischen Baugruppen unter erhöhten 
Arbeitstemperaturen über ca.15 Jahre gewährleistet werden muss[ZEH98]. 
Siliziumbauelemente können (bis zu einer gewissen Sperrspannung) auf 
Sperrschichttemperaturen (Tj) bis 200°C ausgelegt werden. Bauelemente aus Galliumarsenid 
(GaAs) und Siliziumkarbid (SiC) erlauben noch höhere Temperaturen. Trotz dieser günstigen 
thermischen Eigenschaften der Halbleitermaterialien ist die maximal erlaubte 
Sperrschichttemperatur oft auf 150°C begrenzt. Grund für diese Beschränkung ist vor allem 
die limitierte Temperatur- und Lastwechselfestigkeit der heutigen Aufbau- und 
Verbindungstechnik bei höheren Betriebstemperaturen. Wichtige Anwender von 
Leistungsbauelementen wie z.B. die Automobil- und Flugzeugindustrie verlangen 
Sperrschichttemperaturen bis 175°C und sogar 200°C auch von Bauelementen der mittleren 
und kleinen Leistungsklassen, die entweder als Modulaufbautechnik oder in Einzelchip-TO-
Gehäusen hergestellt werden [MER04]. Hersteller von Leistungsbauelementen sind deshalb 
herausgefordert, eine zuverlässige Aufbau- und Verbindungstechnik zu entwickeln, die die 
thermischen Möglichkeiten der Halbleitermaterialien ausreizen und die Anforderungen an 
Langzeitzuverlässigkeit unter zunehmend extremen thermischen Randbedingungen zu 
erfüllen. 
Als ein wichtiger Begrenzungsfaktor der Lebensdauer von leistungselektronischen 
Komponenten gilt die Zuverlässigkeit der Aluminiumbonddrähte. Deshalb wurden zahlreiche 
Lastwechseltests durchgeführt mit dem Ziel, die Belastbarkeit der Bonddrähte unter 
bestimmten thermischen Bedingungen zu bestimmen und die Ausfallmechanismen der 
Bonddrähte besser zu verstehen, was zu einer deutlichen Verbesserung der 
Bonddrahtzuverlässigkeit geführt hat.    
Wesentliche Ergebnisse wurden während des im Jahre 1997 abgeschlossenen LESIT-Projekts 
[HEL97]erzielt und das dabei abgeleitete Lebensdauermodell (LESIT-Gleichung) kann immer 
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als Referenz für die Abschätzung der Lebensdauer von Standardmodulen für 
Temperaturhüben (∆Tj) bis zu 80K angewandt werden. Allerdings: 
• wurden während diesen Tests kurze Belastungszeiten benutzt, um vor allem die 
Bonddrähte zu stressen und somit andere Ausfallmechanismen zu unterdrücken. 
• berücksichtigen diese Daten nur Standard-Module, selbst die im Automobilbereich 
vielfach eingesetzten diskreten Bauelemente wurden nicht berücksichtigt. 
• sind seither insbesondere neue Bauformen entwickelt worden. 
• war der maximale Temperaturhub (∆Tj) bei diesen Tests 80K und die maximale 
Sperrschichttemperatur (Tj,max) betrug 130°C. Es ist deshalb nicht sicher, wie diese Daten 
auf den höheren Temperaturbereich extrapoliert werden können. 
• wurden auch Standard-Module mittlerweile verbessert.        
 
Die zweit wichtigste Schwachstelle in einem Leistungsbauelement sind die Lotschichten, die 
den Chip mit dem Substrat bzw. Metallgrundkörper (Leadframe) verbindet und bei Modulen 
mit Grundplatte das Substrat mit der Grundplatte. Das Interesse der Hersteller an 
zuverlässigen Lotmaterialen nimmt aus zwei Gründen zu: 1) deutliche Verbesserungen in der 
Bonddrahtzuverlässigkeit konnte in den letzten 10 Jahre erreicht werden. 2) Es gibt 
experimentelle Hinweise, dass die Standard Lotmaterialen ein ernstes Zuverlässigkeitsrisiko 
bei Hochtemperaturanwendungen darstellen [AMR06];[AKI].  
Diese Arbeit soll einen Beitrag zur Qualifizierung der Lastwechselfestigkeit von modernen 
Aufbau- und Verbindungstechniken bei höheren Temperaturhüben liefern. Dadurch wird den 
Designern von Leistungsschaltkreisen Daten zur Abschätzung der Lebensdauer ihrer 
Komponenten besonders unter höheren Umgebungstemperaturen zur Verfügung gestellt. 
Die Lastwechseltests wurden an einem am Lehrstuhl für Leistungselektronik und EMV/ TU 
Chemnitz für diesen Zweck gebauten Messplatz durchgeführt. Die Zyklendauer betrug 
mindestens 90 Sek. und somit konnten alle Schichten thermisch belastete werden. Eine 
Ausfallanalyse wurde nach den Tests durchgeführt. Die erzielten Lastwechselzahlen werden 
mit den Ergebnissen einer Extrapolation der LESIT-Gleichung verglichen. Da die Gültigkeit 
solcher Extrapolationen nicht untersucht ist, sind solche Vergleiche mit Vorsicht zu bewerten. 
Sie sollten lediglich eine Vorstellung über die Erzielte Lastwechselfestigkeit des untersuchten 
Konzepts geben.             
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2 Kurzfassung 
Standard Leistungsmodule mit Kupfergrundplatte, die den Stand der Technik zehn Jahre nach 
LESIT Projekt darstellen, zeigten bei ∆Tj=123K und 131K eine Lastwechselfestigkeit, die 
sechs mal höher liegt als von der Extrapolation der LESIT Gleichung erwartet wird. Eine 
deutliche Schwachstelle dieser Modulen bei hohen Temperaturenhüben ist die Lotschicht 
zwischen dem DCB Substrat und der Grundplatte. Diese großflächigen Kontakte werden 
aufgrund der unterschiedlichen thermischen Ausdehnungskoeffizienten der verbundenen 
Schichten bei thermischen Wechselbeanspruchung zerstört. Dies führt zu einem Anstieg des 
thermischen Widerstandes der Module und damit zu einer Erhöhung der 
Sperrschichttemperatur, die wiederum die Bonddrahtabgänge beschleunigt, was schließlich 
zum totalen Ausfall der Komponente führt. 
Zunehmend werden auch Modulbauformen ohne Grundplatte eingesetzt. Eine Variante dieser 
Architektur sind die druckkontaktierten MiniSKiiP-Module von Semikron. Durch die 
Montage dieser Module an einer zentralen Schraubenposition, wird gleichzeitig mit dem 
thermischen Kontakt zum Kühlkörper auch der elektrische Kontakt zwischen der PCB und 
dem Leistungssubstrat über Federkontakte hergestellt [SCH06]. MiniSKiiP- zeigten bei 
Lastwechselprüfung mit ∆Tj=100K eine Lebensdauer, die höher liegt, als von LESIT-
Gleichung für Standard Module mit Grundplatte erwartet wird. Dominanter 
Ausfallmechanismus war der Bonddrahtabgang. 
Diskrete TO-Gehäuse mit Kupfergrundkörper (oder Leadframe) weisen eine starke 
Fehlanpassung zwischen den thermischen Ausdehnungskoeffizienten des Si-Chips und dem 
Cu-Leadframe auf, was zu einer Verschlechterung der Lastwechselfestigkeit zumindest ab 
einer bestimmten Chipfläche führt. Während eines Lastwechseltests mit ∆Tj=110K mit 
umpressten, kupferbasierten Leistungsdioden mit einer Chipfläche von 63 mm2, wurden 
relativ früh Ausfälle beobachtet.  
Eine deutlich bessere Lastwechselfestigkeit zeigten die umpressten, DCB basierten TO 
Gehäuse. Lastwechseltests mit ∆Tj zwischen 105K und 155K zeigten, dass die Lebensdauer 
dieser Bauelemente um den Faktor zehn bis zwölf über dem nach der LESIT-Gleichung zu 
erwartendem Wert liegt. Die hohe Zuverlässigkeit dieses Aufbaus kann durch die bessere 
thermische Anpassung zwischen dem DCB Substrat und dem Si-Chip erklärt werden. 
Weiterhin wirkt die Vergussmasse hier ähnlich einer zusätzlichen Abdeckung, die die 
Ablösung der Bonddrähte behindert. Bonddrahtabgang war bei dem Test mit ∆Tj=105K die 
klare Ausfallursache, wobei der Anstieg des thermischen Widerstandes der Bauelemente 
aufgrund der Lotschichtdegradation der dominante Ausfallmechanismus bei den 
Lastwechseltests ab ∆Tj>=130K war. 
Eine erfolgversprechende Alternative zu den Standardweichloten ist die 
Niedertemperaturverbindungstechnik (NTV). Bei diesem Verfahren handelt es sich um ein 
Diffusionssinterverfahren. Dazu wird ein Pulver aus Silberpartikeln zwischen den zu 
verbindenden Flächen gebracht, anschließend werden diese Flächen unter hohem Druck 
zusammengepresst. 
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Einseitige NTV Dioden, wo die NTV nur für die Verbindung zwischen Chip und DCB 
Substrat eingesetzt wird, erreichten bei ∆Tj=130K (Tjmax=170°C) eine Lebensdauer von ca. 
30000 Lastwechseln. Dies liegt um den Faktor zwanzig über der Vorrausage der LESIT-
Gleichung und um den Faktor fünf über der erwarteten Lebensdauer von modernen 
Leistungsmodulen. Einseitige NTV Dioden mit verbessertem Bondprozess zeigten auch bei 
Lastwechseltest mit ∆Tj=160K (Tjmax=200°C), wie es mittlerweile in Automobilanwendungen 
gefordert wird, vielversprechende Ergebnisse. Trotz starker Rekonstruktion der Al 
Metallisierung, wird in diesem Test der erste totale Ausfall aufgrund von Bonddrahtabgängen 
nach ca. 17000 Lastwechseln erwartet.  
Die NTV ermöglicht auch das Ersetzen der Aluminium Bonddrähte durch mittels NTV 
verbundene Silberstreifen (beidseitige NTV). Damit ist eine weitere Schwachstelle der 
Standard Aufbau- und Verbindungstechnik, die Al Bonddrähte, durch zuverlässige 
Verbindungstechnik eliminiert. Die Grenze der Lastwechsellebensdauer von beidseitigen 
NTV Dioden konnte bei ∆Tj=130K (Tjmax=170°C) auch bis ca. 66750 Lastwechseln nicht 
erreicht werden. Allerdings zeigte dieser Test, dass nach Eliminieren der wichtigsten 
Schwachstellen in einem Leistungsbauelement die Ermüdung des DCB Substrates eine 
weitere Lebensdauerbegrenzung  zu sein scheint.            
Die überraschend hohe Lastwechselfestigkeit der NTV kann dadurch erklärt werden, dass bei 
hohen Temperaturen die Lotschicht die wirkliche Schwachstelle ist und die thermischen 
Konsequenzen ihrer Degradation beschleunigen die Alterungsprozesse der Bonddrähte und Al 
Metallisierung. Bei der Anwendung der NTV ist diese Schwachstelle eliminiert und die 
wirkliche Zuverlässigkeitsgrenze der Bonddrähte und Metallisierung wird erreicht.   
Die Kombination von mehreren technologischen Fortschritten in der Aufbau- und 
Verbindungstechnik scheint momentan die beste Strategie zur Steigerung der Zuverlässigkeit 
von Leistungsbauelementen zu sein. Es wird z.B. erwartet, dass bei der Anwendung von 
Bonddraht- und Metallisierungsabdeckung zur Erhöhung ihrer Zuverlässigkeit 
[SCHÜ98];[HAM99];[CIA01] kombiniert mit einseitiger NTV eine deutliche Verbesserung 
der Lebensdauer erreicht werden kann. Anwendung von entwickelten Keramiken, wie z.B. die 
CurHPS Keramik, die eine Rissfortpflanzung blockieren kann [SCHU05-1], versprechen, die 
beobachteten Schwachpunkte des Standard DCB Substrates wie Rissbildungen und 
Abschälung der Kupfermetallisierung zu eliminieren. Allerdings muss die Effektivität von 
solchen Maßnahmen auch bei hohen Temperaturen untersucht werden.                           
Die Ergebnisse der in dieser Arbeit durchgeführten Lastwechseltests haben gezeigt, dass das 
LESIT-Lebensdauermodell nach neuer Anpassung der Konstanten auch für hohe 
Temperaturhübe und verschiedene Aufbaukonzepte anwendbar ist, auch wenn mehrere 
Fehlermechanismen für den Ausfall verantwortlich sind. Es ist allerdings zu beachten, dass es 
sich bei diesen modifizierten Lebensdauermodellen lediglich um deskriptive Modelle handelt, 
die weder die physikalische Struktur der untersuchten Bauelemente noch die Natur der 
auftretenden Fehlermechanismen berücksichtigen. Weiterhin ist die Gültigkeit dieser 
Gleichungen für außerhalb der während der Tests realisierten  thermischen Bedingungen nicht 
ausreichend untersucht. Deshalb sind die Ergebnisse solcher Extrapolationen mit Vorsicht zu 
bewerten.     
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3 Motivation 
Due to the increasing advancements in power devices, especially in Insulated Gate Bipolar 
Transistors (IGBT) technology, switching of kV and kA within µs is possible. Thereby a 
dissipation power up to 400W per chip is generated [SCH97]. Compared to the switched 
power, the dissipated power is still marginal. However, considering the area within this power 
is generated (< 2cm2), a significant heat density and thus high temperature especially within 
the chip is generated. To keep the maximal junction temperature (Tj,max) within the allowed 
range, reliable, thermally convenient packaging and interconnection concepts are necessary. 
Furthermore, power devices find increasingly application in automobile industry, where they 
have to fulfil high reliability requirements under harsh environmental conditions during their 
service  lifetime of approx. 15 years [ZEH98].                     
Silicon devices for moderate voltages up to 200V can be dimensioned for junction 
temperatures up to 200 °C and more, Gallium arsenide (GaAs) and Silicon carbide (SiC)  
allow even clear higher operation temperatures. However, the allowed Tj,max in the most 
applications is limited to 150°C. This restriction is caused by the limited power cycling 
capability of the currently available packaging and interconnection materials and technologies 
at high temperatures. For some important applications of power devices are these 
specifications not sufficient. Integration of power transistors and smart electronic devices for 
example into the electromechanical actuator underhood of automobile will require power 
devices to operate at 175°C to 200°C [JOH04].      
In the last decade intensive power and temperature cycling tests have been performed to 
evaluate the reliability of power devices. The most important project is the in 1997 completed 
LESIT project [HEL97]. The results achieved by LESIT tests can be used as reference for the 
prediction of the lifetime of standard power modules at temperature swings (∆Tj) up to 80K. 
However: 
• During these tests, short cycling periods were used to stress the bond wires only and to 
suspend other failure mechanisms like degradation of solder layers. Bond wire lift-off 
counted in the last years as the most important mechanism and lifetime limiter of power 
devices. 
• Only standard power modules were evaluated during these tests. The in automobile 
widely used TO discrete devices were not considered. 
• The maximum temperature swing (∆Tj) used in theses tests amounted 80K where the 
reached Tj,max was 130°C. Therefore it was unclear if the derived lifetime model can be 
extrapolated towards higher ∆Tj.        
• Since the completion of LESIT project, many packaging concepts have been developed. 
• Standard modules  have been improved. 
Already the efforts of design engineers yielded clear improvements in power cycling 
reliability of Aluminium bond wires. However; there are experimental evidences that the 
standard solder technologies represent a serious reliability risk in high temperature 
applications[AKI][AMR04][AMR06]. Therefore, the concern of design engineers is 
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increasingly focused on developing alternative joining solutions. One of these promising 
alternative is the Low Temperature Joining Technique (LTJT) which has shown a surprising 
high power cycling reliability at high temperature swings up to 160K (Tj,max=200°C).                                       
The main goal of this work is to evaluate the suitability of a given packaging and 
interconnection concept for future module set-up. Analysis of the occurring failure 
mechanisms with the different microscopic analysis provide cognitions about the eventual 
weak points of  a given packaging and interconnection solution. The power cycling capability 
of the devices achieved during is compared with results expected from extrapolation of life-
time equation for standard power modules with baseplate which represent the state-of-the-art 
of power modules before ten years (LESIT equation). Hence the validity of such 
extrapolations beyond the tests thermal conditions and further packaging concepts is not 
investigated, these comparisons should be taken with attention. They are made to provide a 
notion about the achieved results.         
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4 Thermal analysis in power electronics 
Thermal analysis is the most important step toward optimal and thus reliable design of a 
power device. The trend to increased power dissipation and harsher environmental operation 
conditions has prompted increased research efforts in thermal analysis field.              
At the begin of this work, the basic principles of the heat transfer are introduced by giving 
their definitions and basic equations. Furthermore  the analogy between electrical and thermal 
conduction and its application in the analysis of thermal problems is demonstrated. 
          
4.1 Theory of heat transfer 
The governing equation for describing heat transfer phenomena is the energy equation 
[SER89][BOO95]: 
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∂ρ        Eq.4.1 
where: T   = temperature 
   ρ    = material density 
  Cp = specific heat 
  qs   = volumetric heat source 
  ki  = thermal conductivity in the ith direction 
  t   = time 
Eq.4.1 is a second–order nonlinear partial differential equation because of the temperature 
dependency of ρ , Cp and, strictly spoken, ki . Assuming steady state and constant properties, 
equation 4.1 is simplified into Poisson equation: 
 
 02 =+∇
k
q
T s            Eq.4.2 
   
If there are no heat sources within the considered area, Eq.4.2 is reduced to Laplace equation: 
 
 02 =∇ T           Eq.4.3 
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Equations 4.2 and 4.3 can be solved in closed form by using conventional techniques for 
partial differential equations if boundary conditions are assumed to be linear and geometry is 
well defined. Otherwise numerical techniques must be employed [SER89].    
For simplified geometries it is usually simple to find a function of the temperature, which 
satisfies the heat equation and the boundary condition using numerical methods like finite 
difference and finite elements techniques. However, for complex structures, these methods are 
unemployable [BOO95]. 
 
4.2 Mechanisms of heat transfer 
There are three basic mechanisms of heat transfer: 
1) Conduction: In this mechanism, heat transmission or heat exchange follows at molecular 
level where heat ‘wanders’ from one molecule to the neighbouring one. Conduction occur 
mainly in solids and only over very short distances in gases and liquids [SER89]. Considering 
steady and one-dimensional heat transfer, conduction, i.g. in solid slab shown in Fig.4.1, is 
described mathematically be Fourier’s low: 
 
   
X
TkAQ ∆
∆=                    Eq.4.4      
where Q  = heat flow 
  A  = area through which heat is flowing 
   T∆   = temperature difference 
  X∆  = length of the heat flow path  
k       = thermal conductivity of the substance 
 
 
 
2) Convection: Convection occur when fluid moves across solid surfaces. Fluid motion is 
activated either by the difference of density in the fluid (natural convection) or by external 
forces like ventilator or pump (forced convection).    
The quality of convective heat transfer is described in simplified form by Newton’s law 
(Eq.4.5) which implies constant geometry and flow conditions.  Newton’s law  states also that 
the rate of cooling is directly proportional to the temperature difference between the object to 
be cooled and the air streaming passing the object [SER89]. 
 
 ThAQ s ∆=          Eq.4.5    
 where Q  = heat flow(watts) 
    As = exposed surface area (cm2) 
  ∆T = temperature difference (°C) 
    h = convective heat transfer coefficient (W/cm2 °C) 
T1 T2 
∆X 
A 
Q 
Fig.4.1:  Conduction through a slab 
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The convective thermal resistance is described as follows: 
 
 
shAQ
TR 1=∆=          Eq.4.6   
     
Heat transfer by forced convection plays a very important role in thermal managements of 
power electronics equipments. In the simplest form of its using, power devices are mounted 
on by air or liquid streamed heat sink where a layer of thermal grease represents the thermal 
coupling to the heat sink. Advanced cooling techniques based on convection principles are the 
direct fluid cooled Al/SiC base plate or the integration of water streamed coolers on the back 
side metallization of DCB substrate [THO02]. 
3) Radiation: Each surface emits at finite temperature heat to the surrounding environment in 
electromagnetically form. The basic equation for radiant exchange between two surfaces is 
given by [SLO84]: 
 
 )(10704,5 42
4
1
8 TTFQq −⋅⋅⋅⋅= − ε                     Eq.4.7   
   
where  qQ  = rate of heat transfer per unit area [W/m
2] 
     ε  = emissivity characteristic of the surfaces  
  F = shape factor dependent upon surface orientation and geometry 
  T = absolute surface temperature in K 
 
4.3 Analogy between thermal and electrical systems 
Considering the electrical and heat conduction, analogy between both mechanisms is obvious. 
This analogy can effectively employed to describe complex heat conduction problems using 
electrical circuits simulators.    
Table 4.1 summarizes the most important parameters of the electrical conduction with their 
correspondents in thermal conduction.      
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4.4 Thermal networks  
4.4.1 Types of thermal networks 
1) The practical network (Foster model) :  The thermal impedance (Zth) of  an electronic 
devices can be described as follows:   
 
 )1()(
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∑ −=         Eq.4.8 
   
Eq.4.8 can be realized by a thermal network consisting of serial connected two terminals 
components  and shown in Fig.4.2.  
    
 
 
 
 
 
 
 
It is obvious from the connection approach of resistances to the capacitors and at the same 
time from the arbitrarily sequence of the RC components that the Foster network has no 
physical background and not able to provide any information about the construction of the 
respective  electronic device. 
The heating step response of the above shown network to the dissipation power pulse P can be 
described by the following equation:  
A 
B 
Table 4.1: Analogy between electrical and thermal conduction 
Fig.4.2: Practical thermal network (Foster Model) 
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Electrical System Symbol 
Potential 
 
ϕ 
Voltage 
 
V 
current 
 
I 
Current density 
 
J 
Ohmic resistance 
 
Rel 
Electrical conductivity 
 
κ 
Electrical  capacity 
 
Cel 
Current 
 
I 
 
 
  
Thermal System Symbol 
Temperature 
 
Τ 
Temperature difference 
 
∆T 
Heat flux 
 
Φ 
Heat flux density 
 
q 
Thermal resistance 
 
Rth 
Thermal conductivity 
 
λ 
Thermal  capacity 
 
Cth 
 
Heat flux 
 
P 
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However, because of the simplicities in the measuring process, the parameters of Foster 
model are extracted from the cooling step response which is not other than the response of the 
device to negative dissipation power pulse  -P  and is satisfied by the following equation: 
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2) The physical correct network (Cauer model): Cauer model is used if a plausible  thermal 
analysis of the device is required. Each RC-component in the model can be assigned to a 
given part in the device. Therefore, Cauer model is designated as physical correct network. 
Justified by the physical consideration that heat is developed and stored in a volume, Cauer 
thermal networks are usually started by a thermal capacity as shown in Fig.4.3.     
 
 
 
 
 
 
 
Thermal resistance (Rth) and capacitance (Cth) can be calculated with help of thermal 
properties and dimensions of a given layer as follows: 
 
 
A
lRth ⋅= λ               Eq.4.11 
and 
 lAcC pth ⋅⋅⋅= ρ          Eq.4.12 
where: 
 l             = length of thermal path [cm] 
 λ = thermal conductivity coefficient [W/cmK] 
 A = area perpendicular to path [cm2] 
 cp = specific heat  capacitance [J/KgK] 
 
 
 
R1
C1
P
R2
C2
R3
C3
Rn
Cn
A 
B 
Fig.4.3: Physical thermal network (Cauer Model)
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4.4.2 Transformation of ‘Foster’ network into ‘Cauer’ network   
 
No doubts that the extraction of the RC chains of  the practical network is much easier than 
that of the physical correct network. However the estimation of junction temperature (Tj) 
using Foster network has several shortcomings [SKI91][TUE01]: 
• No instantaneous Tj vs. time profiles can be calculated by Foster network until the entire 
overload simulation process is completed, stored and broken down into equivalent pulse 
amplitude and duration. 
• Each application of new overload sequence requires Tj to be recalculated. 
• No modification of the practical network is possible during the simulation, like the 
addition of new heat sink for example. 
To overcome the above mentioned drawbacks, the application of a Cauer network is 
suggested. As proven in [MUE72], for each Foster network exists a respective Cauer network 
with identical transient behaviour with respect to the clamps AB.  
The transformation algorithm is described in details in [MUE71]. It is based on expression of 
the RC components in the frequency domain. Eq.4.8 can be expressed in the frequency 
domain as follows: 
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where s=jω  and n is the number of RC components . 
And the impedance of Cauer network with n RC components in the frequency domain: 
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4.4.3 Simulation of thermal behaviour of power devices using Cauer 
network 
 
Thermal behaviour of electronic devices can be numerically described by designing the 
respective Cauer thermal network and using the above discussed analogy between electrical 
and thermal systems. This concept has the advantage of short simulation time. However; 
acceptable simulation results are obtained by three dimensional models whose design can be 
cumbersome and the resulting network is usually very substantial.         
However, to keep the complexity of the network and simulation process passable, following 
simplifications are usually used [REI90]: 
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• Uniformly temperature distribution in the semiconductor chip. 
• Heat transfer occur exclusively by conduction mechanism. Convection and radiation 
effects are neglected. 
• All layers (except silicon) are consisting of isotropic materials. That means that thermal 
characteristic parameters are independence of temperature. 
• Thermal contact resistances are neglected.  
As shown in Fig.4.4, the specific thermal conductivity (λ) of silicon decreases of about 50% 
by increasing the temperature from 27 °C to 127°, thus its dependency on temperature can’t 
be neglected and must be considered by a temperature dependent thermal resistance (Rth(Tj)) .      
 
 
 
 
 
 
 
 
 
 
a)One-dimensional networks: The thermal resistance Rth of a multi-layer system consisting 
of n layers similar to Fig.4.5 is described as follows [WUT91] 
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Rthmin means a completely heat spreading where Rthmax means no heat spreading is considered. 
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Fig.4.5: Multilayered system consisting of 4 layers
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Fig.4.4: Temperature dependency of specific thermal conductivity of silicon[EFU] 
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Exact consideration of the heat spreading effects is important to provide reasonable accurate 
simulation results. In the literature, in[WUT91] i.g., the calculation of spreading angle α as 
shown in Fig.4.6 is suggested, which is based on the analogy  to the optic refraction at 
interfaces.  
 
 
 
 
 
 
 
 
 
 
 
However, hence the regular hierarchy of increasing area and thermal conductivity outwards 
the chip is often not fulfilled in power modules (because of DCB substrate), the one 
dimensional model based on spreading angle leads to drastic inaccurate in calculation of Rth 
[CIA01].    
b) Three-dimensional networks: The extension of the one-dimensional to three dimensional 
network allow an accurate description of thermal behaviour of power devices hence the 
spreading effect is precisely considered. In the following the principle of the three 
dimensional method is described and a simulation example is presented.        
Principle: Layers are subdivided into cuboids shaped blocks with one node in the middle of 
each block. In the adjacent layers, each pair of adjacent blocks exhibits similar cross section 
area. Subsequently, each node is connected to the adjacent one with a thermal resistance. The 
resistance between two layers with different materials is built by the respective part of each 
layer [SCH06]. To describe the dynamic thermal behaviour, thermal capacities can be 
connected to each node. Thermal resistances and capacities can be calculated using equation 
Eq.4.11 and  Eq.4.12. 
Fig.4.7-a and -b demonstrate the subdivision strategy of simple two-layers system.  
 
 
 
 
 
 
 
 
 
Fig.4.7: 3-dimensional model 
 of  two-layers system [SCH06]  
a) Two layers with 34  cuboids  b) 34 nodes and 86 resistances  
Spreading angle α 
Fig.4.6: Heat spreading in electronic devices
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Simulation example: As examples for the application of thermal networks to describe heat 
flow in power devices, three dimensional Cauer thermal networks of the power diode 
DSEE55-24N1F were designed. The diode is integrated in the in section 4.1.1.2 described 
DCB based, transfer molded packaging technology.  
The simulated and measured junction temperature (Tj)  after 50 seconds are shown in Fig. 4.8. 
The simulated Tj lies  maximally  5°C above the measured one. 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.4.9 shows the temperature distribution within the internal layers in lengthwise. The 
decreasing temperature toward outer layers is obvious. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
However it noteworthy that simulation of thermal behaviour was not emphasis of this work 
and the presented examples can only be considered as primary simulation  experiments.      
Time in s 
Fig.4.9: Temperature distribution with internal layers 
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5 Packaging and interconnection technologies in power 
electronics 
Electronic packaging is generally defined as the combination of engineering and 
manufacturing technologies required to convert an electronic circuit into manufactured 
assembly [HARP97].  Packaging of power electronic devices does agree with this definition 
however, with additional consideration that a power semiconductor chip can be much larger 
and dissipates much higher power level than a chip of a signal IC.     
A power electronic package has to fulfil following tasks [THO02]:  
- removal of  the heat dissipated within the chip  
- mechanical support of the electronic assembly 
- electrical connections 
- protection of the assembly against the environment like moisture, contamination and 
radiation.    
The packaging concepts that has asserted in power electronic applications can be roughly 
divided into discrete devices and power modules. Voltage and current levels and mainly the 
thermal stress generated by the application are the factors that an application engineer has to 
consider when a convenient  packaging architecture is to be chosen .  
 
5.1  Packaging concepts of power components  
Fig.5.1 illustrates the voltage/current levels of power devices used in various application 
fields of power electronics with the corresponding predominant packaging concept in each 
range. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.1: Power levels of power electronic components [LUT06] 
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In following, the most important packaging concepts and their features are presented. 
 
5.1.1 Discrete power devices  
Discrete devices are the primary packaging form in power electronics and were presented at 
the begin of the sixties of the last century [SCH06]. The application fields of discrete power 
devices span from low to high power ranges. The most important  packaging forms of discrete 
devices are:       
5.1.1.1 TO-family 
Power devices of TO cases are widely used in low and middle power applications like DC/DC 
and AC/DC converters. The layout and internal structure of this architecture is sketched in 
Fig. 5.2. In TO cases chip is mounted on a metal lead frame (mostly made of copper alloy) 
which presents the electrical contact of the bottom side of the chip, where the top side 
connection is established by aluminium bond wires. For mechanical and electrical protection, 
subassembly, excepting the lead frame, is transfer molded by a plastic molding compound. 
Classic TO cases exhibit screw holes for screwing the devices to the heat sink, where a 
thermal pad between the bottom side of the device and the heat sink provides the necessary 
electrical isolation and represents the thermal coupling. However; an advanced version 
abandons the screw hole and spring clips are used, which allows the integration of larger 
chips without changing the mechanical dimensions of the case.              
 
 
 
 
 
 
 
 
 
The most prominent members of the TO family are the standardized TO220 and TO247 
shown in Fig.5.3-a and b respectively. They are suited to integrate diodes, thyristors, IGBT 
and MOSFETS.       
 
 
 
 
 
 
 
 
 
 
Fig.5.2: Packaging concept of classic TO case 
Mould
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Bond Wires
Copper SolderSolderCu
Bond wires
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TO220 
Fig. 5.3: External view of TO220 (left) and TO247 devices (right) 
 a) TO247b)  
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5.1.1.2 DCB based, transfer molded devices  
At the begin of 1999, IXYS corporation has introduced an internally isolated, hole-less 
discrete power devices in the TO247 package outline called ISOPLUS247TM  . Shortly after, a 
further member of the ISOPLUS family was developed, like the ISOPLUSI4PacTM  (Fig.5.4).  
Concept: In this technology, the bottom side of the power chip is not soldered onto copper 
lead-frame, but on the upper copper layer of  DCB (Direct Copper Bonded) substrate. Its top 
side is wire bonded towards DCB patterns and pins. The assembly process is usually 
concluded by transfer molding of  subassembly with plastic molding compound, similar to the 
TO cases [LIN00]. The  package can be attached to heat sink via spring clips directly without 
external isolator.  
Figure 5.4 shows the top (a), bottom side (b) and a cross section of five pin version of 
ISOPLUSI4PacTM   (c). 
 
 
 
 
 
 
 
 
 
 
Hence the application of DCB substrate was exclusive for power modules, the ISOPLUS 
technology combines the features of modules and discrete devices. The above described 
construction entails several advantages [LIN00]: 
• Very low isolated thermal resistance junction to heat sink because the using of DCB 
allows the in chip dissipated power to flow to the heat sink through only one non-
soldered layer. 
• Due to the DCB lead frame, additional circuit configurations are possible and a large 
variety of topologies can be incorporated. 
• Pressure mounting using spring clips and the abandonment of screws and screw-holes 
reduces mounting efforts and hardware and allow the using of more area of the package 
to encapsulate larger chips.  
• As will be shown in this work, DCB based, transfer molded devices exhibit advanced 
power and temperature cycling reliability even at harsh temperatures mainly due to chip 
soldering to substrate with thermal expansion coefficient which matches with that of 
silicon.          
 
 
 
 
 
Fig.5.4: Five pin version of  ISOPLUSI4PacTM 
a) top side b) bottom side c) cross section 
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5.1.1.3 Hockey puck packages  
Hockey puck or disc cells are the high power member of the discrete devices. It is based on 
the pressure contact principle and thus bond wires are eliminated. The active power chip is  
embedded between two molybdenum disks which presents at the same time the contacts for 
load current. The principle structure of disk cell package is shown in Fig.5.5. 
 
 
     
 
 
 
 
 
 
 
 
Due to the large area of current contacts and the ability of double-sided cooling, disk cells 
allow the integration of power devices which can handle currents up to 6000 A and reverse 
voltages up to 12 kV.  
Power cycling tests have shown that disk cells can survive 100 000 cycles at ∆Tj=135K which 
means a power cycling reliability ten times higher than standard modules [WAK00]. The 
elimination of bond wires, the hermetic assembly and the reduction or even completely 
elimination of soldered layers with mismatched thermal expansion coefficient  could clear the 
reliability of the disc cells cases. However, the reliability of hockey pack devices at higher 
∆Tj was not further followed in this work.       
 
5.1.2 Power modules  
 
For power electronics applications above 1kW, power modules are utilized [FLA99]. Chips 
are mounted on an electrical isolating substrate, mostly DCB, which allows the integration of  
several chips to build a defined function block. Top side connections of chips are established  
by aluminium bond wires. Subsequently, subassembly is soldered onto a 2-3 mm thick copper 
or approx. 2mm to 5mm thick aluminium-silicon carbide (AlSiC) base plate. For mechanical 
protection a silicon gel overlay is obtained and a plastic case is adhered to the base plate. 
Fig.5.6 shows a standard power module (right) and its typical structure hierarchy (left).                                    
 
 
 
 
 
 
Fig. 5.5: Principle assembly of disc cell [SCH06]
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The copper base plate enhances the heat spreading and  temperature distribution at the bottom 
of the module and thus it enlarges the effective area for the heat flow from chip to heat sink. 
However, base plate represents an additional critical interconnection in the module structure, 
due to the mismatched thermal expansion coefficients between the DCB substrates and 
copper; especially when using alumina (AlN) as isolator in DCB substrate. Power cycling test 
at ∆Tj =110K has shown that standard modules with Cu base plate and Al2O3 substrates 
exhibit power cycling reliability approx. three times higher than that of comparable standard 
modules using AlN substrates. Degradation of solder joints between AIN substrate and base 
plate was the dominant failure mode of these devices [SCH06]. Thus, the limitation of using  
of the for high current applications interesting AlN ceramic is a further drawback of the 
copper base plates.  
Replacing the copper base plate by Metal Matrix Composites (MMC) enhances the power 
cycling reliability of standard modules using AlN based substrates and weaken the role of 
base plate as failure source [BER98][AZZ98].  MMC (or Al/SiC) is fabricated by pressure 
infiltration of molten aluminium alloy (Al) into a molded porous silicon carbide perform 
(SiC) resulting into light weight composite material [FUS96]. The lower thermal conductivity 
of AlSiC (180 W/mK) compared to copper (393 W/mK) can be partially compensated by 
decreasing the thickness of the MMC base plate [AZZ98]. 
 
5. 2  Advancements in standard power modules  
The increasing demand to more reliability, integration and application of electronic devices in 
harsh thermal conditions accelerates the developing process in power modules packaging and 
interconnection concepts. In the following the most important advanced concepts are 
presented with focusing on the concepts investigated in this work. 
 
5.2.1 ECONOPACK family  
The construction of an ECONO-Module introduced by Siemens HL and  Infineon (eupec) is 
depicted in Fig. 5.7. The internal isolation in these modules is achieved, like in standard 
modules, by mounting the chip on DCB substrate. All internal contacts between chip, frame-
Power chip
Solder
DCB substrate
Solder
Cu-base plate
Bond wires
Fig. 5.6: Internal structure of an IGBT-module [SCH06]
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terminals and top copper layer are realized by thick aluminium bond wires and not by 
soldered connections which used in standard modules.            
 
 
 
 
 
 
 
 
 
 
 
The most important feature of ECONOPACK technology is designing the singulated bias and 
power terminals as solderable pins which provides following benefits:  
• Power module can be assembled onto Printed Circuit Board (PCB) which allows the 
integration of inverter with driver and semiconductor circuits on the same board 
yielding to high flexible case and a compact converter design [BAY97]. 
• Doubling the pins of the load current and thus dividing it to several parallel 
terminals increases the current capability of modules and yield to optimized power 
distribution on the PCB [FER97].     
The ECONOPACK family includes four members ECONOPACK1, ECONOPACK2 and 
ECONOPACK3 for converter and rectifier applications up to 20 kW (Fig.5.8-left). The 
newest member of the ECONOPACK family is the ECONOPACK+ IGBT module for 
applications from 30kW up to megawatt ranges [MUE00] (Fig. 5.8-right).     
 
 
 
 
 
 
                                                                    
                                     
 
 
As an interesting example for applications of ECONOPACK modules is the realization of the 
first all-in-one matrix converter integrated in ECONOPACK3 package with the designation  
ECONOMAC shown in Fig.5.9. The package houses 18 IGBTs and 18 freewheeling diodes 
rated to 1200V/35A and building a 7,5kW rated converter [HOR01].  
Silicon chip
Ceramic substrate  
Case  
Cover Silicon gel
Silicon chip
Main terminal  
Al wire bonds 
Base plate  
Fig. 5.7: Principal construction of ECONO-Module [FER97] 
ECONOPACK 2
ECONOPACK 3 
Fig.5.8: ECONOPACK Family: ECONOPACK2&3 (left); ECONOPACK+ (right) 
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Power cycling tests of ECONOPACK3 IGBT power modules at temperature swings up to 
110K (Tj,min=25°C) performed in 1997, show an improvement of factor ten compared to state-
of-the-art of power modules in1994 [AUE97]. This clear improvement of the ECONOPACK 
modules is achieved by development in bonding process and in mechanical properties of the 
wires [AUE97]. Power cycling capability of ECONOPACK power modules at high 
temperature swings is discussed in section 9.5. 
 
5.2.2 Pressure contacted modules  
In press contacted modules, base plate and thus its critical interface to substrate are eliminated 
and substrate is pressed against heat sink by pressure system. The principle of the press 
contact technology is depicted in Fig.5.10. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Beside the reduction of the number of soldered joints to one, namely only between chip and 
DCB substrate, and the thereby achieved increase in reliability,  base plate less concept entails 
further advantages summarized in the following points [SCH02]: 
•   lower thermal resistance hence pressure is applied exactly where is needed. 
•   no limitation in size of the used ceramic of the DCB substrate resulting to mechanical 
construction which allows a compact module design through the integration of driver 
and control circuits  
Fig.5.9: Matrix converter module in ECONOPACK 3-ECONOMAC-(left);  Power stage of a matrix 
converter (right)  
 
Fig.5.10: Power module without baseplate based on SkiiP technology[SEM06]  
Terminal 2 
Heat sink
Thermal grease   
DCB 
Terminal 1 
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However, predominantly small area chips can be integrated in pressure contacted modules, 
otherwise complicated pressure system will be needed. Furthermore, through the abdication 
of the base plate deterioration in the transient thermal impedance of the assembly has to be 
accepted [LUT06].     
The power cycling reliability of MiniSKiiP modules at  temperature swings up to 101 K is 
presented in section 9.4. 
 
5.2.3 Intelligent power modules (IPM) 
The increasing application of power electronics circuits in several sectors, especially in 
automotive, avionic and motor control applications, where size, weight and reliability became 
serious problems, makes the design of compact power modules indispensable. In an IPM  
driver circuit, protection equipment like temperature and current sensors and eventual 
potential separation between power switches and signal ICs are integrated within a singular 
package. Design of IPM for low power applications up to 0,4 kW is strongly oriented to the 
TO packaging concept. The in Fig.5.11 shown MiniDIP-IPM of Mitsubishi is an example of  
such IPMs. The power and signal chips of DIP-IPMs are mounted on an aluminium lead 
frame. The interconnections between the power chips and lead frame are established by thick 
aluminium bond wires, where thin gold wires care for the electrical connection between signal 
chips and leadframe. To provide thermal conductivity and electrical isolation between chips 
and heat sink, subassembly is transfer molded [IWA01].  
 
 
 
 
 
 
 
 
 
 
However, beside the undisputable advantages of compact power modules, IPM technology 
faces many challenges, especially in high power rated applications, hence the signal ICs and 
passive components  are included in the harsh thermal system of the power device.  
 
5.3 Interconnection technologies in power electronics  
 
5.3.1 Wire bonding technology  
The interconnection of the power silicon chip to the substrate, pins or other chips is 
established by bond wires of a thickness up to 750 µm [HAR97]. Despite diverse attempts for 
alternative contact solutions; e.g. pressure contact design; no substitution of the Al bond wires 
is in the near future conceivable [WIL02]. In power devices bond wires are made of pure 
 
Fig.5.11: IPM as 3 phase legs configuration of Mitsubishi (without temperature and current 
sensors)[SCH06]  
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aluminium hardened by adding of alloying elements like silicon and nickel for corrosion 
control [CIA01]. The wires are adhered to the bond pad on the metallization of  the chip or 
the substrate by an ultrasonic bonding process, where the metal is softened by ultrasonic 
energy, and subsequently a clamping force deforms the softened wire against equivalently 
softened bond pad [HAR97]. The procedure of this process is simply demonstrated in five 
steps shown in Fig. 5.12. In step 1 the location of the wire between the bonding surface of the 
tool and the bond follows. In step 2 the tool is lowered and presses the wire against the 
bonding surface. Subsequently ultrasonic energy is applied to make the first bond. In steps 3 
and 4 , the tool is raised, the workholder moves the second end of the wire under the tool 
formatting the loop. Then tool is lowered to its second search position. In step 5 the second 
bond is made and in step 6 a wire clamp closes and pulls back on the wire to break it on the 
heal of the bond. Then tool is raised and bonder is ready to repeat the cycle [HAR97].           
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The most important bond process parameters are the clamping force, ultrasonic energy, 
frequency and duration of weld time. They are very arbitrative parameters for the bond quality 
and must be accurately predefined. 
 
bond
Wire 
3 
Wedge tool 
Pressure 
and 
ultrasonic 
energy to 
form 
2 1 
Package bond pad 
4 Loop formation
6
Package
Pressure and 
ultrasonic 
energy to bond
Chip 
Wire break off 
Wire clamp 
5 
Fig.5.12: Simplified procedure for making ultrasonic wire bond between chip-bond pad and  package 
[HAR97] 
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5.3.2 Soft solders  
In power devices, soft solders are used to bond the chip to the DCB substrate and DCB 
substrate to the base plate. The used solders are usually lead-based alloys like SnPb37Ag2 
with melting temperature of 178 °C. However manufacturers of electronic devices are rapidly 
converting to lead-free materials to meet new environmental requirements. The lead-free 
solders are usually Tin/Silver (Sn/Ag) or variations on Sn/Ag alloys. The most used lead-free 
solder is the Sn96,5Ag3,5 with melting point of 221°C.   
The soldering process of power modules is performed in two steps. In the first step, power 
chip is soldered on the substrate using solder with high melting point. This step is usually  
accomplished in protective-gas furnaces and in hydrogenous atmosphere. In the second step, 
soldering of the wire bonded substrate on the base plate follows. This step is accomplished in 
continuos furnace and its process temperature must be lower that the melting point of solder 
used in the first step [THO02].          
Lead-rich and lead-free solders exhibits a thermal expansion coefficient (CTE) which is 
heavily mismatched with that of Si and DCB. Therefore, solder layers represent a critical 
interface in power assemblies, especially in the case of power modules with copper base plate. 
 
 
5.4 Advancements in  the interconnection technologies  
Wire bonds and solder layers are the weakest points in a power devices. Therefore, 
optimization of these two interconnection levels was/is the emphasis of countless reliability 
projects. In this section the most important achievements in the reliability of bond wires and 
joining techniques are discussed.        
  
5.4.1 Advancements in wire bonding techniques   
Disconnection of bond wires due to lift-off, heel crack and reconstruction of metallization was 
considered as the most important reliability weak point of power devices. Intensive reliability 
works have been performed employing accelerated power cycling tests and failure analysis to  
predict the power cycling lifetime of the bond wires at given thermal stress. Furthermore, the 
inclusion of FEM simulation in the reliability works for better understanding of the occurring 
bond wire aging mechanisms increases. This development activities were mainly concentrated 
on the composition of wire, bonding parameters and protective coating for wires and 
metallization. In the following section the most important achievements in the wire bonding 
technology which led to clear improvements in the bond quality are presented.  
a) Optimal bond wire parameters: Intensive tests and calculations have been performed to 
determine the optimal dimensional parameter, chemical composition, and electrical stress 
profile of bond wires; especially by chip manufacturer Infineon (eupec), where reliability of 
thick bond wires occupies a dominant place in the research profile of the company [AUE96]. 
For example, it was shown that current capability of bond wires decreases overproportionally  
with increasing wire length (Fig.5.13) where it increases underproportionally with increasing 
wire cross sectional area [AUE96]. Based on these and other cognitions provided by these 
studies,  the most suitable number of wires, loop height, wire diameter  and composition  for 
specific application could be determined.     
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b) Using of polymeric coating: Coating bond wires with glued polymeric layer was observed 
to moderate the crack propagation within the wire bonds and slows the reconstruction of the 
aluminium metallization leading to improved power cycling lifetime of the bond wires 
[HAM99][SCHÜ98]. The coating process is usually accomplished by painting multiple 
polymeric layers with graded hardness onto the wires immediately after the bonding 
process[CIA01].    
c) Using of molybdenum-aluminium strain buffer: Soldering of a thin molybdenum plate 
on the power chip, serve as strain puffer and distributes the CTE mismatch between 
aluminium and chip [HAM99]. However power cycling test at ∆Tj=60K has shown that 
fatigue of the solder interface between molybdenum plate and chip arises as new failure 
mechanism at these modules. 
Fig.5.14 shows a comparison between the power cycling reliability of power modules with 
standard wire bonding technology and of these use the last two above presented 
countermeasures. The temperature swing at this test was 60K and the heating period 
amounted 0,9s with the scope to stress the bond wires only. Power modules where the wires 
are bonded to molybdenum plate show a power cycling reliability two to three times higher 
than that of standard wire bonded modules. A clear advancement could be achieved by the 
application of polymeric coating layer. They exhibit power cycling reliability 10 times higher 
than standard modules [HAM99].                
   
 
 
 
 
Fig.5.13: Dependency of wire current capability on wire length with parameter wire diameter 
[AUE96] 
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5.4.2 Advancements in soldering and joining techniques  
The concern of reliability engineers in the reliability of solder joints in power devices is 
driven by two forces. Firstly; significant improvements could be achieved in bond wires 
reliability. Secondly; solder layer fatigues seem to play a dominant role in power cycling tests 
at high temperature swings [AKI];[AMR04][AMR06].     
The most critical solder joint in power modules is the solder layer between DCB substrate and 
base plate. Some solutions have been implemented on package level; like the elimination of  
the base plate in press pack technology or replacing the copper base plate by Metal Matrix 
Composites (MMC or SiC/Al). An improvement could be indeed reached by these solutions, 
but they still represents an expensive alternative for the customer. 
Because of  environmental issues, electronic industry is increasingly pressed to move to lead-
free solder alloys. A total forbiddance for lead-rich solder alloys in Europe is arranged for 
2008 [THO02]. The alternative solder alloys are usually based on Sn/Ag and eventually Cu. 
Simulation of the viscoplastic behaviour have shown that fatigue propagation in lead-free 
alloys is slower than in lead-rich ones and thus improved thermal cycling reliability of lead-
free alloys is expected [THO02]. Power cycling tests with power modules based on lead-rich 
solder alloys and on Sn/Ag solders developed by Fuji support this prediction [AKI].          
Lead-free solder layer between chip and substrate in TO devices shows during temperature 
cycling tests more fatigue and phase growth resistance than lead-rich alloys. However lead-
rich alloys exhibit advanced reliability during combined thermal stress tests, meanly 
temperature storage at 150°C for 400 hours and temperature cycling between –40°C and 
125°C [POE02]. It can be generally stated that lead-free solder alloys promise to be a more 
reliable alternative to standard solders but they are still poorly investigated compared to lead-
rich alloys. 
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Fig.5.14: Power cycling reliability of power modules with different wire bonding technology 
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5.5 Low temperature joining technique (LTJT)  
There are experimental evidences that standard solders are not able to open a path for the 
increasingly demanded high temperature applications (see chapter 9 and 10). Therefore, the 
efforts of design engineers are now more and more focused on developing alternative 
interconnection solutions. One of these promising alternative is the in the following presented 
Low Temperature Joining Technique (LTJT).     
   
5.5.1 Principle and performances of the LTJT 
The LTJT was firstly introduced by Schwarzbauer [SCHW91] already before 20 years as an 
alternative for joining large area silicon devices with molybdenum plates. The technique is 
based on sintering of sub-micro silver flakes at temperatures above 220°C and a pressure of 
about 40 MPa during one minute in air.  
The surfaces of the parts to be joined have to obtain an oxide-free metal finish such as gold or 
silver. The layering sequence and cross section of LTJT joined device are shown in Fig.5.15-a 
and b respectively. 
 
 
 
 
 
 
 
 
 
The LTJT-layer exhibits excellent thermal, electrical and mechanical properties and the high 
melting point of silver (961°C) yields high stability and reliability of the joining layer. A SEM 
picture of sintered LTJT layer is depicted in Fig.5.16. Some material properties of LTJT layer 
compared with those of in power devices used solder material, the SnAg3,5 are listed in Table 
5.1.     
 
 
 
 
 
 
 
 
Fig. 5.16: Sintered foil of LTJT in SEM. (The width of the picture corresponds to about 25µm) 
a) 
 
silver Ag-LTJ-layer 
DCB substrate
diode
Ag-silver stripe
Ag-LTJ-layer (~15µm) 
Au (~ 0.5µm) 
Ni  (~1µm) 
Cu (300µm) 
b)
Material A
Material B
Noble metal layer 
LTJ-layer (~ 15µm)
Noble metal layer 
Layering sequence 
 
Materi l  
Noble metal layer
LTJT layer (~15µm)
Noble tal layer
Material B
Fig.5.15: Principle of LTJT:  a) Layering sequence    b) Cross section of LTJT joined device                  
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Parameter LTJT-Layer SnAg3,5 
Electrical conductivity [MS/m] 40 7,5 
Thermal conductivity [W/mK] 250 57 
Thermal capacity [J/gK] 0,244 (at 25°C) approx. 0,288 
Tensile strength   [N/mm2] 71 25-35 
Thickness[µm] ca. 15 50 
 
5.5.2 Joining procedure of the LTJT 
 
The joining process can be subdivided in the following three steps [KLA95[ MER04]: 
 
5.5.2.1 Powder application      
The in LTJT used silver powder contains organic solvents, primarily a compound of Terpene 
and Butanol. These materials enhance the suspension of silver powder in organic liquids 
which allows an uniformly and thin powder application. Because of the containing solvents of 
the silver powder, a drying process at 150°C for about 1 min. follows subsequent to the 
application step  to allow the evaporation of the solvents.        
The three application methods are: 
a) Screen printing: Screen printing is the standard method in thick-film joining processes. It 
is suited for large-area and structured applications. However, the with this method realizable 
thickness of the joining layer is limited which make it unsuited for application in small areas. 
The method is described  in Fig.5.17. 
 
 
   
 
           
 
 
 
 
b) Spraying: The silver powder with relative high organic liquid/powder ratio is sprayed on 
the surfaces to be joined using nozzle. Structuring and thickness of sintering layers between 
10µm and 100µm are possible. Drawbacks of the spraying method is the astringency risk in 
the nuzzle and the variation of thickness of the sintering layers which makes the automation 
of this step necessary. The spraying method is depicted in Fig.5.18. 
 
             
 
 
Table5.1: Properties of LTJT layer compared to SnAg3,5
Fig.5.17: Screen printing method for powder application  
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c) Dispenser method: This method is originally adopted from the in industry widely used 
dispenser for adhesion application. Developing and adapting of the process for application of 
silver powder was accomplished at the institute of electrophysik at technical university to 
Braunschweig/Germany. LTJ-dots are positioned precisely on the contact area by dispenser 
fixed vertically to a 3-D axis tool-set. Dispenser method allows the application of LTJ 
suspension to small areas with edge lengths less than 0,5 mm, like in the case of gate pads, 
which extends the application of LTJT; e.g. in top-side chip contacts. The principle and arrays 
of powder dots of different sizes are shown in Fig.5.19-a and b respectively. 
                     
 
 
 
 
 
 
 
 
 
5.5.2.2 Joining process 
The joining process presents the actual sintering process and the formation of the LT joints. 
The parameters at which the joining process shall be carried out to establish stable joints are 
summarized in Table 5.2: 
 
Pressure p Temperature T Duration t Process ambient  
>=25MPa 
<=45MPa 
>=225°C 
<=250°C 
Few sec.- few min.  O2-containing air 
 
The procedures applied to realize sintering conditions are: 
a) Hydrostatic Pressure: The hydrostatic pressure is achieved using large press and used to 
establish large-area joints. The parts to be joined are placed in pressure containment and 
connected with each other using a heat-able plate. To avoid damages of the chip and obtain  
the hydrostatic pressure, parts are embedded into silicon rubber perform as shown in Fig.5.20. 
Fig.5.18: Spraying method for powder application
Spraying nuzzle
Table5.2: Parameters of sintering process 
Fig.5.19: a) Dispenser method for powder application;  b) array of powder dots  
Dispenser-needle 
LTJ-dots 
1mm
a) b)
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This joining  method allows the performing of several joints simultaneously and at different 
levels.    
           
 
     
 
 
 
 
 
 
 
 
b) Sequential pressure: The principle of this joining process is based on sequential attaching 
of small pressure stamps on the parts to be joined. Subsequently, the required sintering 
pressure is applied.  
This method was developed to allow top-side chip connections using LTJT. However, no 
large-scale application of  this principle in this form is possible. The sintering process using 
small press is illustrated in Fig.5.21. 
 
 
               
 
 
 
 
 
 
 
 
c) Hot-isostatic Pressure (HIP): The main difference between the hot-isostatic method and 
the above described methods is the abandonment of any external force effect to produce the 
pressure. Sintering pressure is namely achieved by thermal expansion of fluid hydraulic  
medium when whole gadget is heated up to process temperature. If no contact between the 
assembly to be joined and the medium fluid is allowed because of contamination reasons, 
assembly has to be suitably packaged among vacuum, in PTFE foils e.g. The sintering 
process of HIP lasts very long on contrary to previous described methods. Nevertheless a 
large-scale application of HIP method is will possible.        
The principle of HIP is illustrated in Fig.5.22 
 
 
silicon rubber sheet
Fig.5.20: Hydrostatic pressure using large press[RUD05] 
LTJ layers 
pressure stamps 
 
contact stripes 
Fig.5.21: Sequential pressure using small press[RUD05]
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Fig.5.22: Hot-isostatic pressure (HIP) [MER04]
pressure valve
Hydraulic medium
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6  Failure mechanisms in power devices  
Failure mechanisms are physical, chemical or other processes resulting into failure [CIA01]. 
As shown in Fig.5.6 a power device is a multilayered structure consisting of materials with 
differential thermal expansion coefficient (CTE). Table 6.1 summarizes the CTE of materials 
typically used in power devices [WUT91]. 
.   
Material CTE[10-6 /K] 
Al 22 
Si 3 
Solder(SnAg3,5) 5,7 
Al2O3-Substrate 8,3 
AIN- Substrate 5,7 
Cu 17,6 
 
Therefore, the most observed failure mechanisms affecting power devices are package-related 
and triggered or accelerated by thermomechanical stress. In this section, the physic, impacts 
and eventual countermeasures of the most observed failure mechanisms are presented 
focusing on the mechanisms observed during reliability tests executed in this work.           
 
6.1  Failure mechanisms of bond wires  
 
To understand the bond wire failure mechanisms it is essential to understand the bond process 
and bond formation described in section 5.3.1. Fig.6.1 shows the patterns of four lifted-off 
wires. The four bond processes were held with unchanged bond process parameters 
(ultrasonic amplitude, clamping force and frequency) except the bond time was progressively 
decreased from the optimized bond duration (50ms) below the point that the wire will adhere. 
Fig.6.1 leads to two important knowledge. Firstly; the bond is formed at the perimeters, and 
the centre of the bond area remains unwelded. Increased welding time though increases the 
bond but that still limited to the perimeters. This observation is supported also by 
observations made at  patterns of lifted off wires as a result of power cycles as shown in Fig. 
6.2. Secondly; with increasing bond time no lift-off is anymore possible without degradation 
of the bond pad.                    
 
 
 
 
Table 6.1: CTE of selected materials used in power  devices  
6  Failure mechanisms in power devices   34
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
In the following the most observed bond wire wear-out mechanisms as result of power or 
temperature cycling tests are presented.    
a) Bond wire lift-off: When considering Table 6.1 it is obvious that the aluminium and 
silicon exhibit the largest mismatch in CTE. Thus, the greatest thermomechanical stress 
during power and thermal cycling where the device is habitually heated up and cooled down, 
is observed at the connection zone between bond wire and the upper side of the silicon chip. 
Fig.6.2: Lift-off  Pattern as result of power cycling of the device-No adherence in the centre of bond
area    
Fig.6.1: Lift-off  Patterns made by decreasing the bonding time and maintaining the rest bond   
process parameters unchanged (bonding time indicated in ms) [HAR97]   
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There are two aspects associated with bond wire lift-off. The first one is related to the bond 
process itself which leaves large sized aluminium grains at the outer bond region and small 
sized ones in the centre. The second aspect is related to the region of the maximal 
thermomechanical stress namely at the wire terminations where the wire is unable to flex  
[RAM98]. It could be experimentally observed that micro-cracks initiate at the periphery of 
the bonding interface on tail side and propagates along the fine sized grains towards the 
weakly adhered centre of the bond area, as shown in Fig.6.3, and the wire finally lifts off.  
 
 
 
 
      
 
 
 
 
 
Bond wire lift-off is a self accelerating effect and leads finally to the total failure of the 
devices. When wire lift-off occurs, the current density in the surviving wires increased 
significantly leading  finally to their melting.   
Fig.6.4 shows a lifted-off bond wire and the degraded metallization (left) and a partially lifted 
off bond wire (right) as result of power cycling of the devices.   
 
 
 
 
 
 
 
 
 
 
Bond wire lift-off on DCB or pin sides as a result of power or temperature cycling is 
generally rare. This is due to the tempered temperature swing that the copper lines of the DCB 
and pins are exposed to, and the similarity in the CTE of copper and aluminium and the 
resulting low thermomechanical stress of bond wires at package terminations.    
During cycling tests, bond wire connection quality can be followed electrically by sensing the 
forward voltage (VF or VCE) at constant current and temperature. If VF or VCE are represented 
as function of number of cycles, an increase of the forward voltage will be obvious as result 
of the increase of current density and the apparent resistance of the chip. Fig.6.5 shows a 
typical behaviour of VCE of an IGBT power cycled at ∆Tj=130K. The significant increase of 
Cavetto   Crack 
Fig.6.3: Cross-sectional view of a crack in bond wire [RAM98] 
Fig.6.4: Power cycling induced totally (left) and partially (right) bond wire lift-off 
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VCE indicates the forthcoming total failure and consequently the loss of electrical contact to 
the device. 
     
 
 
 
 
 
 
 
 
 
 
 
 
 
During field applications it is difficult to measure the forward voltage continuously to indicate 
bond wire lift-off. In [LEH03-a] an electrical detection method was developed to detect the 
end-of-life failures as result of bond wire lift-off of IGBTs in converter applications. The 
strategy is based on the addition of high impedance emitter bond wire to every paralleled 
IGBT which does not conduct the emitter current in normal operation but ensures some 
controllability even when all standards emitter bond wires are lifted off. The extra added 
emitter bond wires are grouped together using low ohmic resistors placed on DCB substrate 
or integrated monolithically into the IGBT. The midpoint of the resistor sub network (Sense) 
is fed into control circuitry. Fig.6.6-a and -b show the modified DCB layout and the 
equivalent circuit without and with emitter bond lift off. 
 
 
 
 
 
             
 
 
 
This method can be extended to detect wire lift-off of single IGBT chip and gate bond wire. 
However the necessary modification and increase of the area of the DCB substrate and 
assembly limits the application of this method [LEH03-b].  
b) Bond wire heel crack: Driving force of this failure mechanism is also the 
thermomechanical effect. Heel crack is a seldom observed bond wire weak out. Its initiations 
Fig.6.6: Electrical detection of bond wire lift-off. a) Modified DCB layout b) equivalent circuit without  
 (left) and with (right) emitter bond lift-off[LEH03-a] 
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Fig.6.5: Successive  increase of VCE  as result of bond wire lift-off  of  IGBT  power cycled at ∆Tj=130K 
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lay often in the bonding process. Bonding machine vibration during or after the bonding tool 
lifts-up from the first bond; or the rapid tool movement after making the first bond can open 
up a crack [HAR97].  During this work, heel crack could be observed only at discrete power 
devices cycled at ∆Tj=105K and 130K as shown in Fig.6.7 which is from a DCB, based 
transfer molded diode power cycled at ∆Tj=130K and survived approx. 16300 cycles (see 
section 9.6)  
 
 
          
 
 
 
 
 
 
 
 
Heel crack can be analytically modelled by the on law of power based Eq.6.1 which calculates 
the number of cycles till heel crack occur (Nf) due to bending stress [LAL97].        
 
 nff AN ε∆=          Eq.6.1 
       
Where A and n are material dependent constants and        is the amplitude of the wire strain 
and can be calculated according to the following equation:  
 
 
 
          
∆α is the difference in the CTE of chip and wire, where  r is the wire radius; ρ0 is the initial 
curvature of the wire and ψ0 is the angle between wire and chip. 
It is obvious from Eq.6.1 and Eq.6.2 that heel crack depends on temperature swing, geometry 
and material properties of the wire and is independent on steady state temperature.     
In [RAM00] heel crack was experimentally modelled by cyclic displacement of the bond wire 
using the test set-up depicted in Fig.6.8(left). Wires with different dimensions (loop height (h) 
and bond-to-bond spacing (t)) are bonded to two movable plains which can be laterally 
displaced in sinusoidal vibration with frequency of 10-20 Hz. From the test result, 
summarized in Fig.6.8 (right), one can see that at h/t greater than 25%, heel cracks occurs 
primal after more than one million cycles (at constant loop width, displacement and wire 
diameter of 250µm ). However; the recommendation that loop height should be approx. 25% 
of bond-to-bond spacing is not always possible or practical to use; for example in discrete 
devices .          
n
fε∆
Fig.6.7: Bond wire heel crack  at discrete power device as result of power cycling  at ∆Tj=130K
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6.2 Reconstruction of the Al metallization  
Aluminium metallization is a thin film of aluminium with thickness of 3µm-8µm deposited 
onto the semiconductor material or silicon substrate forming bondable metal layer to establish 
electrical connections with the chip and external connectors or with other chips via bond 
wires. Aluminium is preferred choice for metallization because it is able to make ohmic 
contact to P and N silicon, good adhesive to semiconductor materials and dielectric films and 
exhibits excellent mechanical properties for subsequent bonding operations [PHI75]. The 
aluminium thin films are usually alloyed with SiO2 or Cu to inhibit surface reconstruction of 
the metallization [PHI71]. Reconstruction is the extrusion of aluminium grain and the 
formation of hillocks and voids on thin films resulting in rough surface. Reconstruction 
decreases the effective cross-section of the metallization resulting into increase of sheet 
resistance, non-uniformly current densities and in multilayered metal systems the formatted 
hillocks and whiskers can be long enough to produce shorts between the adjacent 
metallization [CIA01][ PHI71]. Fig.6.9 shows a comparison between the metallization of 
power cycled diode at ∆Tj=160K (left) compared to a thermally unstressed metallization 
(right).  
 
 
 
 
 
 
 
 
 
 
 
Fig.6.9: Reconstructed  metallization of power diode after ca. 16800 cycles at ∆Tj=160K  
(Tj,max=200°C) (left);Unstressed Metallization (right) 
Fig.6.8: Life-time of bond wire subjected to mechanical stress of loop height to loop width 
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The underlying reason for metallization reconstruction is the mismatch of CTE between 
silicon and aluminium. However, depending on at which temperature reconstruction occurs, it 
can have two different specific driving forces. Reconstruction resulting from temperature and 
temperature cycling at high levels (between 250 °C and 400 °C) and after few cycles (device 
processing) seems to be due to diffusional creep as  relief of the aluminium surface  from high 
temperature stress. Driving force of reconstruction occurred  at  moderate temperature swings 
(up to ∆Tj=210K) and after many cycles (device operation) is due to plastic deformation 
caused by compressional fatigue [PHI71]. 
Reconstruction was observed to affect also gate metallization as the comparison between the 
gate metallization of virgin IGBT and that of similar device after approx. 7250 power cycles 
at ∆Tj=131K shown in Fig.6.10. This observation evidences the current independency of this 
failure mechanism. 
 
    
 
 
 
 
 
 
 
 
 
There are generally  two countermeasures performed to decelerate the reconstruction process. 
Firstly, addition of alloying like Cu or Si yields strength and reduces elevation changes and 
makes them more gradual [PHI71]. Secondly, coating of the Al-metallization with polyimide 
passivation suppresses the reconstruction and inhibits the extrusion of aluminium grains 
[CIA01] (see also section 5.4.1). Furthermore; it was observed that improved bond process 
and bond wire parameters can inhibit  the role of the reconstruction as an accelerating factor 
for bond wire lift-off. As shown in section 10.1.2, despite reconstruction grade which led to 
41% increase of the electrical resistance of the Al metallization, bond wires survived 
significant number of cycles without catastrophic bond wire aging. The electrical resistance of 
the probes was measured using the four-peaks method [PFU76] which is widely used in 
measuring of the specific electrical resistance of semiconductor crystals.          
       
 
6.3 Electromigration 
Electromigration is defined as the transport of metal resulting from the momentum exchange 
between thermally activated ions and the conducting electrons [BLA74]. In power electronics 
devices, electromigration plays a significant role as failure mechanism because of two 
reasons. Firstly, according to [WUC95] electromigration in thick wires used in power devices, 
occurs already at low current densities of about 103-4 A/cm2 where in signal ICs for example 
and because of the lower heat dissipation, electromigration would occur at high current 
  Fig.6.10:. Reconstructed gate metallization of IGBT after approx. 7250 power cycles at ∆Tj=131K 
Tj,max=171°C)(left); Gate metallization of unstressed IGBT (right) 
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densities of 106A/cm2 (however; the analysis and observations related to the electromigration 
effect carried out during this work are not sufficient to neither confirm nor confute these 
specifications). Secondly, the high current densities in power devices are always combined 
with temperature gradients which enhance significantly the electromigration and shorten 
electromigration lifetime of power devices [NGU04][CAD02]. Therefore, the effects of 
electromigration and thermomigartion are usually discussed as combined effect designated 
electrothermomigration. Electrothermomigration induced failures observed during power 
cycle tests occur as final act of bond wire lift-off where the current density of the survived 
bond wires increases significantly and the melting point of aluminium is reached and wires                       
finally burnout. Fig.6.11 shows type of burnout failure where a ball shape burnout with an 
aggregate of aluminium metal at the burnout point. The SEM image is of a power diode 
power cycled at ∆Tj=130K and survived approx. 42000 cycles. The average value of current 
density of the melted wire can lie in the range of 8,5X103 A/cm2  shortly before end-of-life of 
the diode. Similar observations are also made by [TSE95].          
 
 
 
 
 
 
 
 
 
 
 
 
Another burnout type is shown in Fig.6.12 where bond wire is broken without any ball 
formation. The SEM photo is also from a diode power cycled at  ∆Tj=130K. The diode failed 
after approx. 31000 cycles.    
 
 
 
 
 
 
 
 
 
 
 
Fig.6.11: Ball shape  burnout of 400µm bond wire due to electrothermomigration    
Fig.6.12: Broken bond wire of power diode power cycled at ∆Tj=130K due to electromigration 
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Electromigtration lifetime is generally described by Black equation [BLA74] (Eq.6.3). In 
Black’s work the median time to failure by electrical open (MTF) of  aluminium metallization 
was investigated.    
 
 )exp(
kT
EJAMTF n ⋅⋅= −        Eq. 6.3 
 
where: MTF is the Mean-Time-to-Failure in hours, A is constant and depends on metal 
properties, J is the current density, E is the activation energy and lies between 0,48-1,4 eV, T 
is the temperature. 
The power n depends on the current density and amounts 1 for low current densities between 
103 to 105 A/cm2 and 3 for higher current densities between 105 and 106 A/cm2.       
      
6.4 Solder-joints degradation  
Lead-free and lead-based solder alloys used in power devices exhibit a CTE which is heavily 
mismatched with that of silicon and DCB. Therefore, solder layers represents a critical 
interface in power assemblies, especially in the case of power modules with copper base plate.        
Degradation of solder joints can be categorized into:  
a) Voids formation: A void is an empty volume in the solder layer and can be formed 
already during the joining process when e.g. the solder melts and releases oxides which float 
to the top of the drop and forms scum and bubbles [NEU86]. If voids reach critical size, a 
significant increase of the peak junction temperature can be expected because the heat 
generated by the power dissipated above the void must first flow laterally along the chip 
creating an additional thermal path [NEU86].  Power and temperature cycling increases the 
size of already existing voids like the comparison between the initial state and after 220 000 
power cycles at ∆Tj=60K of solder layer between DCB and base plate depicted in Fig.6.13. 
An almost doubling  of void size can be detected.             
 
 
 
 
 
 
 
 
 
 
 
There are many countermeasures applied in advanced interconnection processes to obtain 
void-free solder joints like using of vacuum ovens and control of temperatures profiles during 
Fig.6.13: Solder layer between DCB and base plate before (left) and after 220 000 power cycles at 
∆Tj=60K[DUP03] 
a) Initial state b) After 220 000 power cycles 
voids 
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soldering and successive annealing. Nevertheless the quality of  large-area solder layers is still 
a critical issue in the reliability of power devices [CIA01].         
b) Solder fatigue: The solder alloys contain usually a combination of several materials like 
silver, tin or lead which enhance the electrical, thermal and flow characteristic of the final 
alloy. The bond between the soldered partners is mainly  provided by the formation of one or 
more intermetallic phases. The bond between copper and the lead-tin alloy for example is 
provided by the formation of Cu5Sn6 close to the copper base plate. Two  further phases,  tin-
rich and lead-rich, are formed in centre of solder layer [OLS75]. During thermal cycling, the 
three intermetallic phases coarsen rapidly and fatigue cracks initiate at the border of the solder 
joints where shear stress reaches its maximum and propagate within the brittle copper 
intermetallic phase [ROD00].   
Fig.6.14 demonstrates the formation of a crack in lead-free solder close to the interface to the 
AgPt thick-layer after 400 temperature cycles between –40°C/+125°C.       
 
 
 
 
  
    
 
 
 
 
 
 
Voids and cracks in solder layers, as mentioned previously, deteriorate the dissipation of the 
generated heat in the chip. In this work, degradation of solder layers was detected by 
observation of the behaviour of the thermal resistance of the devices during the tests. A 
typical behaviour of  the thermal resistance between chip and heat sink of power cycled  
IGBT is shown in Fig.6.15. Device has failed after 20% increase of the initial value of the 
thermal resistance which is usually used as failure criteria in thermal cycling tests.  
 
 
 
 
 
 
 
 
 
Fig.6.14: Crack in solder layer after 400 temperature cycles between –40°C/125°C [POE02] 
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Voids can be made visible using X-ray microscopy combined with other technique like 
scanning electron microscopy hence with only X-ray microscopy no localization of the voids 
is possible. Cracks can be made visible by employing scanning electron microscopy, however 
a destructive metallographic preparation of the devices is necessary.   
 
6.5 Electrical and mechanical aging of DCB  
Because of its excellent  thermal, electrical and mechanical properties, DCB substrates are the 
standard circuit boards for power modules and partially discrete power devices. It contains of 
two copper foils with a thickness between 0,125 mm and 0,7mm cladded to ceramic substrate 
(Al2O3 or AlN). The bonding process is based on placing of the oxidized copper foil close to 
the ceramic and heating them up to about 1065 °C. A thin layer of copper melt is then welting 
the ceramic and remaining copper foil. The metallized substrate is then cooled slowly to the 
room temperature at controlled rate [ HARP97]. The used ceramic is usually alumina (Al2O3), 
a better but more expensive choice is aluminium nitride (AlN) with thermal conductivity five 
times better than Al2O3. The main aging mechanisms affecting DCB substrates are: 
a) Cracks and void formation: Due to the mismatch of CTE for copper (17.10-6/K) and 
ceramic (AlN 4,7.10-6/K), cracks appear in the ceramic below the metallization and around its 
rim as result of thermal cycling [MIT99]. Cracks can also occur during the manufacturing as 
shown in Fig.6.16 and also observed in [MIT99].     
 
 
 
 
 
 
 
 
Fig.6.15: Behaviour of Rthj-h of power cycled IGBT at ∆Tj=130K  
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Due to the specific manufacturing process, DCB substrates exhibit usually a void area of 
approx. 4% [SCHU05-2] which increases during field operation due to the thermal and 
electrical stressing of the substrates. The existence of cracks and voids, leads to localized 
breakdown of the insulation. This phenomena is designated as partial discharge (PD) of the 
DCB substrates and is one of the main disadvantages of standard DCB substrates which also 
limits its application in high voltage ranges [SCHU05-2].            
b) Delamination of copper metallization: Cyclic thermal stressing of DCB substrates 
decreases the adhesion of the metallization to the ceramic and finally leads to peeling of the 
copper foils. DCB substrates based on Al2O3 and AlN ceramics show similar delamination 
behaviour during temperature cycling test between –55°C and 150°C where a decrease of 
peeling strength of factor two already after 80 cycles could be detected (Fig.6-17)[MIT99].              
 
 
 
 
 
 
 
 
 
 
 
 
Delamination of copper metallization deteriorates the heat spreading effect of the DCB 
substrates and results in increase of the thermal resistance of the power device, as observed 
during testing of double-sided Low-temperature joined devices discussed in chapter 10.     
 
 
 
 
Fig.6.17: Peeling of the metallization from AlN/AMB substrate as result of temperature cycling 
between –55°C and 150°C[MIT99] 
Fig.6.16: Cracks in unstressed DCB substrate of a power diode 
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6.6 Die fracture   
Micro die cracks can occur during the manufacturing process through crystal growth; wafer 
scrubbing; and slicing and die separation and during wire bonding or soldering [LIE89]. 
These pre-existing defects may be not of critical size at moderate service thermal stress. 
However during power and temperature cycling and due to the mismatch in CTE for silicon 
and substrate, tensile stresses in the central portion of the chip and shear stresses at the edges 
are developed and cracks grow by stable fatigue propagation and can reach critical size 
enough to cause brittle failure of the die [LAL97]. 
During this work, chip crack was observed only at copper based transfer molded discrete 
devices (section 9.3). This is due to the significant mismatch of CTE between the silicon die 
(2,6.10-6/°C) and the copper leadframe (17.10-6/°C) and the resulting thermo-mechanical  
stress between both layers during power cycling tests.   
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7 Reliability prediction in power electronics 
Power devices have to exhibit the ability to perform the required electrical function under 
very harsh conditions over the whole lifetime which can reach up to 30 years. Hence the 
developing time of power devices is wide shorter than their lifetimes, standardized time-
honouring aging tests are performed to evaluate the reliability of a given packaging and 
interconnection concept. Beside that and with increasing advancement in computer 
performances, FEM simulation is increasingly employed in thermo-mechanical simulation; 
lifetime prediction and evaluation of new interconnection concepts [THO02][WIL00]. In this 
chapter the principles of the most performed reliability tests are presented with focusing on 
the power cycling tests. Finally the failure analysis techniques which also was used in this 
work are presented.            
     
7.1 Lifetime prediction using accelerated aging tests  
The mostly applied methods are tests based on thermal stressing of the devices where the 
thermal aging is accelerated by cycling of the devices back and forth between two 
temperature extremes. Tests are usually stopped either after standardized failure criteria are 
reached or a required  number of cycles is fulfilled. The main approaches of thermal aging 
tests are temperature and power cycling.   
 
7.1.1 Temperature cycling tests  
In temperature cycling tests the temperature of the devices under test (DUT) is changed by 
variation of the ambient temperature and without electrical stressing where the temperature 
extremes are defined by the maximal and minimal allowed storage temperature [SCH06]. 
Temperature cycling tests are usually slow because of firstly the required dwelling time at 
each temperature extreme to ensure the thermal equilibration and secondly to allow solder 
joints to creep to the fullest possible extent [NEU85]. 
The automotive electronic council (AEC) stipulates minimal 1000 temperature cycles 
between –55 °C and 150°C for discrete devices [AEC00] where power modules have to with- 
stand at least 100 cycles between –40°C and 125 °C [SCH06]. A typical course of the 
junction temperature during temperature cycling test is depicted in Fig.7.1. 
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7.1.2 Power cycling tests  
The principle difference between temperature cycling and power cycling tests is that in the 
latter devices are heated by the power dissipated as result of electrical stressing of the chip. 
Therefore, power cycling generates strong temperature gradients and inhomogeneous 
temperature distribution in the assembly. When the upper junction temperature (Tjmax) is 
reached, DUT are subsequently cooled down till the lower junction temperature (Tj,min) is 
reached again (see Fig.7.2). The temperature swing; Tjmax-Tj,min (∆Tj) is a characteristic 
parameter of the power cycling test and the most important factor influencing the number of 
cycles to failure  (Nf)  of DUT. 
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In the last decade, power cycling tests were performed mainly to evaluate the first level 
connections of power devices, meanly bond wires and metallization, and to understand the 
relating failure mechanisms. However, with increasing demand to alternative reliable solders, 
power cycling tests with the scope of evaluation of whole critical components of the power 
assembly including solder layers are increasingly performed.              
The most observed failures occurs as result of power cycling tests are: firstly the degradation 
of the bonding area between the aluminium bonding wires and secondly degradation affecting 
the solder layers between chip and substrate and in case of power modules with base plate, 
solder layer between substrate and the copper base plate (see section 9.5). The forward 
voltage (VF ; VCE) and the thermal resistance between junction and a reference point (Rthj-ref) 
of the DUT are indicators for these failures respectively. Therefore these two parameters must 
be observed and registered during the test. DUT reach their end-of-life if specific limit of VF 
at specific current and of Rthj-ref  is reached. The critical increase of the forward voltage 
depends on the rated current of the DUT. The following general rule can be applied [HEL97]. 
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F =∆              Eq.7.1  
 
In this work, the maximal allowed increase on VF  (or VCE ) for power modules was 5% and 
for discrete devices the from the manufacturer suggested limit of 20%. The limit of the 
increase of Rthj-ref amounted 20%.             
 
7.1.2.1 Impact of test parameters on  Nf 
Beside naturally the temperature sweep (∆Tj), the by LESIT determined effect of the median 
junction temperature (Tj,m) and packaging concept, there are several parameters affecting the 
lifetime of DUT and the arising failure mechanisms, which make the comparison of power 
cycling test results difficulty even if the tests are executed at the same thermal boundary 
conditions.   
a) The  impact of cycling time: Power cycling tests with cycle period between 1sec. to 15 
sec. are used to investigate bond wires reliability only. Longer periods allow the temperature 
gradients to affect all critical layers of the assembly including the solder layers. In [HAM98] 
three power cycling tests at identical IGBT modules and under similar thermal and electrical 
parameters but with different heating times were performed. In test Nr.1 heating time was 3,1 
sec. and was gradually increased by factor of approx.3 in test Nr. 2 and Nr.3. From the results 
summarized in Fig.7.3 it is obvious that the increase of the heating time strongly decreases Nf. 
The degradation of the solder layers was the dominant failure mode where the increase of 
thermal resistance between junction and case (Rthj-c) of 20% was used as failure criteria.                
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The strong impact of the heating time on Nf can be cleared by the dependency of the 
viscoplastic strain in solder layers also on the duration of the temperature exposure beside the 
thermal conditions during power cycling [THO02].   
b) The impact of load current: The impact of the form and level of the applied load current 
during power cycling tests is still poorly investigated. According to author’s knowledge no 
power cycling test projects have been performed with the scope of systematically and 
extended study of the effect of load current on Nf similar to the above presented project. The 
following discussion is based either on observations made during few power cycling tests 
executed during this work or by analysis of  the appropriated literature.   
b-1) Current density: During Power cycling  tests with identically packaged and 
interconnected IGBT modules at ∆Tj=95K but with different load currents, different power 
cycling capability could be observed. An increase of load current density of 40% of 
600V/20A modules compared to that of the 1200V/15A modules, results in a decrease of the 
power cycling reliability of the 600V/20A of approx. factor two. Self-evident this observation 
provides no sufficient data to determine and understand the effect of the current density on Nf 
completely.  
The impact of current density on electromigration is clearly modelled by Black equation 
(Eq.5.3). It was experimentally shown that the median time to failure by electrical open of 
aluminium metallization (MTF) in hours is an inverse function of current densities between 
103-105 A/cm2 and even inverse function cubed for densities between 105-106 A/cm2 .   
b-2) Current form: The majority of power cycling tests performed at power devices, 
especially at IGBT modules, use DC load current where the gates are permanently set to 
constant voltage. 
The results of power cycling test performed at IGBT power modules with pulsed load current 
of a peak value of 165A and frequency of 9kHz to 18kHz are presented and analyzed in 
[CIA96]. Based on manufacturer thermal data, the authors estimate a Tj,max of 135°C during 
the test. The temperature of the heat sink is kept constant at 64°C by forced air condition. The 
first failure in this test was registered after 2,4 millions cycles. This result is approx. 60 times 
Fig.7.3: Number of cycles to failure versus heating time during one period (∆Tj=50K) [HAM98] 
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higher than the number of cycles expected by LESIT equation (Eq.7.11) which is extrapolated 
from power cycling test results performed at IGBT modules of the same electrical 
performances as in [CIA96]. However, during LESIT project DC load currents of minimal 
240A and different cooling system was used. It is very difficult to determine whether the high 
Nf obtained by the pulsed current test is related to the current form, the different cooling 
method or the inaccuracy of the extrapolation of LESIT equation hence no further results of 
power cycling tests with pulsed load current are available.                   
 
7.1.2.2 Extrapolation of life-time models based on results of power cycling tests  
The reliability prediction models of electronic equipments are based on reformulation of 
Arrhenius equation, which is originally formulated in Eq.7.2. It was the result of fitting of  
experimentally obtained dependency of chemical reaction rate of sucrose on steady state 
temperature and published by the Swedish chemist Savante Arrhenius.       
   
  )/exp( ~~ TKErr Bchrtarefrr ⋅−⋅=       Eq.7.2  
 
where: rr=reaction rate(moles/m2.second); rr~ ref = reaction rate at reference temperature 
(moles/m2.second); Ea~chrt=activation energy of the reaction (eV), KB=Boltzmann’s constant 
(8,617.10-5 eV/K ) and T =  temperature (Kelvin). 
The reformulation of Arrhenius equation is characterised by the prediction of the influence of 
the steady state temperature on the mean-life-to- failure (MTF) in hours  of electronic devices 
and uses the following form [LAL97]: 
 
  )/exp( ~ TKEMTFMTF Bdevaref ⋅⋅=        Eq.7.3 
    
where: MTFref  is the mean-time-to-failure at specified reference temperature. The activation 
energy Ea~dev depends on the failure mechanism and can obtained by curve-fitting and 
extrapolating of experimental date to Eq.7.3. If various failure mechanisms arise during a test, 
a weighted average activation energy can be used which is generated by lumping together of 
the whole activation energies according to the following equation [SET91]:  
 
 10~
1
~ <<⋅= ∑= iia
n
i
ideva mEmE     Eq.7.4 
 
where mi is the weighted assigned to the activation energy of each failure mechanism 
(dimensionless) and Ea~i is the activation energy of the ith failure mechanism. 
However, there are many problems which make the use of the activation energy in reliability 
prediction very complex and misleading [OCO90];[HAK90]. Firstly; the use of the weighted 
activation energy is so sensitive to variation of the assigned weight mi  that no useful 
conclusion can be drawn. Secondly; activation energy depends not only on the failure 
mechanism but also on material; geometries; manufacturing process and quality control 
methods [LAL97]. For example; the activation energy for electromigration of the same 
aluminium  metallization varies between 0,35 and 0,85 eV [LLO87]. Hence also the modified 
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Arrhenius equation is sensitive to activation energy, reliability prediction based on this 
approach is little useful. Thirdly; during reliability tests, the failure mechanisms are often 
accelerated by exposing the devices to electrical and thermal stresses which are beyond the 
actual operation conditions of the devices. Therefore, if the failure mechanisms observed in 
these tests are not activated in the device operating range, Arrhenius equation doesn’t hold 
[LAL97].                         
In power cycling tests the failure accelerating factor is no more the steady sate temperature 
but the cyclic variation of the device temperature within two temperature extremes, the 
temperature swing ∆T and the by LESIT project determined significant role of the medium 
temperature Tm are the factors mostly influencing the lifetime of the devices. Therefore, 
reliability prediction models based on power cycling tests use the following general 
expression [HEL97] ;[SCH02]: 
 
  )/exp( mjf TRQTAN ⋅⋅∆⋅= α            Eq. 7.5 
 
where: Nf is the number of cycles to failure; ∆Tj is the temperature swing¸ R is the gas 
constant ; Q is about 0,8eV; Tm = medium junction temperature in K =(Tj,max + Tj,min)/2 ; A 
and α are  constants with A>0 and α <0. 
The lifetime equations which were derived in this work (if provided) are based on reformation 
of Eq.7.5 (see Eq.7.11), where  the constants A, α and also the activation energy (Ea), (like in 
[HEL97] and [SCH02]) are used as fit parameters by log- representation of the obtained 
power cycles versa temperature swing ∆Tj. The used number of cycles is either the MTF value 
according to Weibull statistical analysis (see following section) or number of cycles at which 
the first failure occurred.  
 
7.1.2.3 Statistical analysis of  the reliability test results  
For statistical analysis of the reliability test results, Weibull distribution is commonly used. It 
is primary advantage is the ability to provide accurate failure analysis and forecasts with 
extremely small samples[ABE00]. A typical graphical Weibull data plot is shown in Fig.7.4. 
The horizontal scale is a measure of the aging parameter which can be number of cycles, 
operating hours, etc. The left vertical scale is the probability density f(x,α,β) defined by Eq. 
7.6 where the right one represents the cumulative percentage failed F(x,α,β) defined by 
Eq.7.7:        
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The Weibull parameter β is called the characteristic life and is roughly equal the age at which  
63% of samples has failed. The shape parameter α  provides information about the nature of 
the failure mode. An α lower than one indicates that the system or the samples are more likely 
to fail early and become more reliable with time (infant-morality period). If α =1, failures 
occur independent of time, i.g. randomly (useful life period) and finally an α >1 indicates 
more frequent failures occurring toward the end-of-life of the samples (wear-out period). The 
three periods can be characterized by the in the reliability engineering well-known ‘Reliability 
bathtub curve’ depicted in Fig.7.5 with the corresponded α value in each period.              
 
 
 
 
     
 
 
 
 
 
 
The first step for determining Weibull parameters is ranking the time-to-failure in ascending 
order and obtaining the respective median rank (H) of each failure. The median rank H is the 
value that the true probability of failure should have at the ith failure out of n samples, at 50% 
confidence level. For samples number lower that 50, H can be accurately  determined by the 
simplified equation Eq.7.8 [NEL82]: 
 
4,0
3,0
+
−=
n
iH          Eq.7.8           
where i is the rank of the failed sample after anodically sorting of the samples according to 
their lifetime.  
Fig.7.5: Reliability bathtub curve with the corresponded α value 
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Fig.7.4: Typical graphical plot of Weibull distribution
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Subsequently, Weibull parameters α and β can be determined either graphically by using 
Weibull plotting paper or numerically by applying the method of least-squares or the in 
following described maximum Likelihood procedure [NEL82]: 
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where n is the number of the defective samples   
 
7.2 Failure analysis techniques 
As previously mentioned, the most important failure modes which occur as result of power 
cycling can be mostly detected indirectly. Increase  of the forward voltage at constant current 
can be an indicator of eventually bond wire lift-off and metallization aging, where 
degradation of solder layers can be detected by increase of the thermal resistance of the DUT. 
However, subsequently failure analysis is necessary to understand the physical or chemical 
causes of the observed failures to develop countermeasures enable to avoid these failures in 
future generation of the devices. In this section the most two important microscopy techniques 
will be presented which was also used successfully in the failure analysis during this work.  
a) Scanning electron microscopy (SEM): SEM was already used as investigation tool for 
failure analysis since the sixties of the last century. The images are formed by resulting 
signals from scanning of the surface of the object with electron probe produced by electron 
gun and multiple condenser lenses. The reflected rays of the electron beam consist a variety of 
secondary signals like secondary and backscattered electrons, X rays, and cathode–
luminescent radiation in the UV, visible and infrared regions. All these signals can be 
monitored separately or simultaneously by means of detectors. Each type of these signals 
address specific physical and chemical properties of the irradiated sample and can provide 
quantitative information for analytical purpose [BIR93][ROC94]. Fig.7.6 helps showing the 
signal types by electron-sample interaction. 
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Fig.7.6: Signal types generated by electron scanning of a sample  
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Magnification from around 10-200 000 times with resolution up to 20nm are possible with 
SEM. However, the necessary preparation of the samples which can include depackaging, 
selective etching, for avoiding charging effects and for enabling visualization is critical aspect 
of SEM. 
b) Ultrasound microscopy (USM): USM is powerful and meanwhile standardized 
investigation technique for detecting of voids and delamination problems in multilayered 
devices. Specimen is contained in cell filled with a liquid and exposed to acoustic waves 
generated by piezoelectronic transducer. These acoustic waves are reflected or deflected by 
the scanned specimen’s variation in density or stiffness and not by refraction, absorption or 
reflection as in SEM. Reflected acoustic waves are then collected and converted into 
electronic signals that can be translated in an image [ROC94]. Scanning can be performed 
either by laser where the specimen are mounted in shallow liquid and covered with a mirrored 
semitransparent cover slip and the resultant disturbance of the mirrored slip are detected by 
the scanning laser and converted into electrical signals by a photodetector (sonomicroscope 
scanning laser acoustic microscope SLAM); or by mechanically moving of the specimen 
(SAM). 
The principle of SLAM and the most important components of USM equipment are depicted 
in Fig.7.7.  
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7.3 Power cycling reliability of standard power modules (LESIT 
project) 
The power cycling capability of standard power modules has been extensively investigated 
during the LESIT project [HEL97]. IGBT power modules from different manufacturers have 
been power cycled in fourteen tests with different thermal conditions. The minimal junction 
temperature (Tj,min) expands from 25°C to 85 °C where the maximal junction temperature 
(Tj,max) expands from 80°C to 130°C. The heating phase during these tests was adjusted to be 
shorter than ten seconds to stress bond wires mainly, considering bond wire lift-off as the 
main failure mechanism in power devices. The results of the LESIT project are summarized 
in Fig.7.8 and Eq.7.11.  
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With  A=302500; α=−5,039; Ea=activation energy = 9,89.10-20 J ; kΒ = Boltzmann constant = 
1,38.10-23 JK-1 [SCH03]. 
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LESIT curves show that in the range of ∆Tj>=60K an increase of the temperature swing of 
20K means a decrease of the power cycling reliability of factor three to four ( at constant Tm). 
Further important result of LESIT project is the prediction that beside ∆Tj, also the medium 
junction temperature (Tm) has considerable influence on the power cycling reliability. 
According to the really achieved results, if Tm increases of 20°C, also in the range of 
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Fig.7.8: Number of cycles to failure (Nf) as function of ∆Tj and Tm  [HEL97] 
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∆Tj>=60K, a decrease of the power cycling reliability of factor two can be expected (constant 
∆Tj).  The  impact of Tm on the reliability is demonstrated by comparison of the expected Nf 
by extrapolation of LESIT equation for Tj,min = 40 °C and 60°C (Fig.7.9).  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
According to extrapolation of LESIT equation, standard modules would fulfil the automotive 
standard Q101 which stipulates 5000 power cycles at ∆Tj=100K, at ∆Tj=110K (Tj,min= 40°C).    
 
Modification of LESIT-Equation: Driven by the assumption that failure mechanisms are 
also influenced by the maximal junction temperature (Tj,max), an attempt to modify the LESIT 
equation by considering Tj,max as the additional failure accelerating parameter instead of Tmk 
according to Eq.7.13 was started. 
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If the optimization process is based on minimizing the sum of the decadic logarithm of sum-
of-squares of the differences between the points generated by the modified equation and the 
corresponding measured data, a stronger weighting of the results at low ∆Tj and Tj,max in the 
optimization process is observed as shown in Fig.7.10 (in sake of clarity, x-axis represents 
Tj,max and each line corresponds to a specific temperature swing).  
The to Fig.7.10 corresponding modified parameters are A=295452; α=-4,6712 and 
Ea=1,0009E-19 J. Compared to the original LESIT equation (Eq.7.11) and parameters, a 
slightly smaller optimization parameter is indeed achieved, but some of the measured data are 
heavily misestimated. This is probably due to the insufficient experimental data at different 
maximal junction temperatures and specific temperature swing because the thermal conditions 
of LESIT tests were chosen to investigate mainly the impact of Tm as additional failure 
accelerating parameter.    
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Fig.7.9: Influence of  the medium junction temperature (Tmk) on power cycling reliability   
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A better estimation of the results at high ∆Tj and Tj,max is achieved when the sum of the sum-
of-squares of ( Nf,calculated-Nf,measured )/Nf,measured  is used as the optimization parameter which 
has to be minimized. The result of the optimization process and the modified parameters are 
shown in Fig.7.11. However, a misestimation of the test results with high Nf and slightly 
greater optimization parameter compared to the original LESIT equation and parameters have 
to be accepted if this strategy is used .          
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Due to the lack of comparable and extended reliability projects, the power cycling results 
achieved during this work are compared with the results expected from extrapolation of the 
originally form of LESIT equation (Eq.7.11) despite the uninvestigated accuracy of such 
extrapolation beyond the provided temperature swings and the validity of LESIT equation for 
different packaging concepts. Therefore, these comparisons have to be taken with carefulness 
and they serve to provide an idea about the achieved result.       
 
 
 
 
 
 
 
8 Thermal measurements in power electronics   59
 
 
 
8 Thermal measurements in power electronics 
Thermal measurement in power electronics is not a trivial issue because of two reasons: 
firstly; for temperature measurements, power electronics system has to be modified which 
enhances the arise of systemic measurements errors. Secondly; the high electrical potentials 
during the operation of a power devices; the small physical dimensions of the chip and its 
sealed capsulation make the temperature measurements using the standard methods not 
satisfactory. Nevertheless, reasonable thermal characterization of power devices is essential 
for ensuring the safe operation and reliability prediction of these devices. 
In this chapter the most used methods for measuring Tj are presented with extended analysis 
of the method used in this work. Subsequently, the principle of an thermal resistance 
measuring set-up and the measuring concept are presented. 
    
8.1  Methods of measuring Tj    
Several methods are available to measure the junction temperature and can be categorized in 
direct and indirect way.  
a) Direct method:  There are mainly two approaches employed for directly measurement of 
Tj. Firstly: by infrared camera which absorb and thermally evaluate the infrared radiation 
emission from the measured devices. Secondly: by liquid crystal imaging where the devices to 
be measured are coated with liquid crystal which begins to reflect visible light with varying 
wavelength defined by the object temperature [NEU85]. The direct methods allow capturing 
the whole temperature map but they exhibit some disadvantages which limit their applications 
in many thermal evaluation processes. Some of these advantages are [NEU85][SOF95]:  
• Devices to be measured must be opened and unobstructed which results into 
changing of the circuit cooling conditions. 
• Devices to be measured must be coated with suitable surface of uniform and 
known emissivity.        
b) Indirect method: This method uses the junction itself as temperature sensor and is widely 
used in measuring of Tj. It is based on monitoring of Temperature Sensitive Electrical 
Parameter (TSEP), like the forward voltage. Threshold voltage VGE,th in MOSFETs and 
IGBTs can be used too. The TSEP method utilizes an intrinsic property of semiconductor, 
meanly the linear relationship between temperature and forward conduction voltage at small 
constant sense current. This method allows accurate and non destructive  measuring of Tj in 
static and dynamic conditions. The devices to be measured must be heated to known 
temperatures and the forward voltage at sense current is sensed at each temperature. Then a 
calibration curve of TSEP is established, and the temperature can be calculated by curve 
fitting. The temperature calibration function up to specific temperature is generally expressed 
as follows:  
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 0TVmT Fj +⋅=          Eq.8.1 
the slope m  (K/mV) is always negative and its reciprocal is designated as the‘ K’ factor. The 
temperature intercept T0 is always positive and is theoretically the junction temperature at 
which the forward voltage becomes zero. 
When IGBTs are temperature calibrated, the collector-emitter voltage (VCE) at gate voltage of 
15 V is usually used. It was also observed that calibration at decreased gate voltage of  
minimally 12V has no impact on the calibration function. At power MOSFETs the inverse 
diode can be calibrated and used as the temperature sensor where during powering either the 
transistor is stressed and sense current flows through the diode (forward heating-reverse 
measuring) or both load and sense currents flow through the diode (reverse heating-reverse 
measuring). 
A typical temperature calibration function of an IGBT is depicted in Fig.8.1.     
 
 
 
               
   
 
 
 
 
 
 
 
The first step in the calibration process is selecting the sense current level. It must be large 
enough to establish conduction in the body of the junction. At the same time, it must be low 
enough to allow the neglecting of self-heating generated by it. In this work, sense currents 
amounted 1/1000 of the nominal load current of the sensed device. The next step is the 
gradually adiabatic heating of the device till thermal equilibrium at each step is reached. 
Subsequently voltage versus temperature data pairs at fixed sense current are measured. The 
waiting period till a thermal equilibrium is established depends on the thermal capacity of the 
devices and the thermal resistance between the device and the environmental medium. 
However, these two parameters are usually unknown prior calibration, therefore reaching of 
the thermal equilibrium is determined when no more changes of the sensitive parameter for 
sufficient long time was detected.     
Actually two calibration points are sufficient to establish a straight line as shown in Fig.8.1. 
However, extension of the number of the data pairs and the range of the calibration 
temperature at which the device will be later stressed, increases the accuracy. Also averaging 
of the sensed TSEP of different samples of the same type decreases the random error related 
to the manufacturing distribution.  
The calibration processes in this work are executed by using of temperature regulated heat 
plate where devices are mounted and gradually heated (see Fig.8.2). The first calibration data 
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Fig.8.1: Typical temperature sensitive parameter plot of an IGBT   
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pair is usually obtained at room temperature where the last pair is obtained at the nominal 
Tj,max that will be reached in the cycling tests . 
 
 
                 
 
 
 
 
 
 
 
To avoid the inclusion of the voltage dropped at the current leading wires, it is important to 
measure the voltage across the device at the points where the current actually enters and 
leaves the die (Kelvin method).   
Considerations of using TSEP method:  
1) Quantitative evaluation of the measured Tj: As shown by means of the calculation of the 
temperature distribution on IGBT chip with 12,5mm2X12,5mm2  area and dissipation power 
(Pd) of 200W (depicted in Fig.8.3), a temperature difference of 20 °C between centre and edge 
of chip can arise.  The junction temperature measured by TSEP is usually designated as 
virtual junction temperature (Tvj) because it is an integrated quantity which averages the 
temperature gradient arises during the active operation of devices [SCH06].  
 
    
 
  
 
 
 
 
 
 
 
In [HAM98-2] was experimentally shown that the hot temperature of the chip middle is 
stronger weighted in building of the virtual junction temperature (measured by using forward 
voltage as TSEP) than the edge temperature of chip. In this experiment, chip temperature of 
IGBT chip of 12,5mm2X12,5mm2  was measured at thermal equilibrium and at different load 
currents  using two different approaches. Firstly, the TSEP method was utilized where VCE at 
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Fig.8.2:  Illustration of  temperature calibration process of power device using heat plate  
Model dimensions 
chip 12,5x12,5mm2 
substrate  32,5x32,5mm2 
heat sink 52,5x52,5mm2 
Pd =200W
-9      -6                -3           0                       3         6                     9  
160 
150 
140 
130 
120 
110 
100 
Te
m
pe
ra
tu
re
[°
C
Distance to chip centre 
Fig.8.3: Calculated  temperature distribution of an IGBT chip 
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sense current of 100 mA was used as the temperature sensitive electrical parameter. The 
second approach was the application of optical fibers with crystal sense on their ends and 
operates in contact with the chip surface. Both measured values were compared and the result 
is summarized in Fig.8.4. 
 
          
 
 
 
 
 
 
 
 
 
 
2) Time limit of the TSEP method: One of the most important considerations that must be 
pointed out when using TSEP is the  limitation of its application in the range of short times. 
During the heating phase of the power device where compared to the sense current, a very 
large load current is flowing and huge number of carriers are injected in the junction and a 
concentration equilibrium of the carrier at high level is established. Directly after switching 
off of load current and only sense current is flowing, the electrical equilibrium is disturbed 
and the voltage across the p-n junction is unusable to make any statement about the 
temperature of chip till new equilibrium defined by the sense current at which  the calibration 
process was executed is established [MUE72]. Fig.8.5 shows a typical switching process and 
the correspondent voltage levels observed during thermal measurements of a power diode.  
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8.2 Rth measuring set-up 
In power devices thermal resistance between junction and a reference point (Rthj-ref) is usually 
given and can be calculated according to Eq.8.2. The selection of a usable reference 
temperature, as will bee seen in this chapter, depends on the packaging concept of the device. 
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With: Tj= junction temperature; Tref= Temperature at reference point; Pd= heat flow rate 
between point junction and the reference point. 
However; there are important considerations that have to be aware when using  Rth to specify 
the maximum operating conditions of a system: 
a)  Eq.8.2 does not consider the non-linearity in the thermal systems especially the non-
linear dependency of thermal parameters of the different layers on temperature. 
Therefore, the measured Rth depends on junction temperature and thus indirectly on 
the dissipated power Pd and load current.    
b) Measuring of the junction temperature is usually performed by using the previously 
described TSEP method. As was shown in section 8.1 the thereby defined temperature 
is an average value of  all temperatures arises on the chip with stronger weighting of 
the hottest temperatures in the centre of the chip. For the parallel switching of several 
IGBT chips, where only a Tj value can be measured, the deviations between maximum 
and minimum temperatures are still larger [HEC01]. 
c)   The calculated power Pd in Eq.8.2 is not the real power dissipated within the chip.                      
Despite these limitations, thermal resistance is still considered as an important measurable 
parameter of the capability of a device to dissipate the heat energy generated within the chip 
and has been developed over the years as an aid to the manufacturer and user for calculating 
the junction temperature of the operating device.     
In the scope of this work, a test set-up for measuring the thermal resistance of power devices 
was designed. In the following the principles of measuring of Rth on which the design of the 
set-up is based, are presented. 
 
8.2.1 Test set-up and measuring principle    
Load current is provided by a 100A/12C DC power supply and can be switched on and off by 
a 200A/100V power MOSFET. A second 150mA/12V DC current supply provides the sense 
current. Junction temperature (Tj) is measured by using the previously described TSEP 
method where the temperature calibration step is accomplished by temperature regulated heat 
plate outside the measuring bench. The reference temperature is measured by thermocouples. 
Device to be measured are mounted on aluminium plate which exhibits 3mm diameter hole  
directly underneath the chip. The hole is drilled either completely through the plate or inside it 
till 2mm underneath the device. The cooling system is consisting of three electrical fans. 
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For calculation of the dissipated power (Pd) load current and the voltage measured at 
connection terminals are taken. The voltage measurement at load current is obtained also 
according to Kelvin method, meanly as close to the chip as possible to minimize the error in 
calculation of power dissipation due to losses in the current leading wires.        
A block diagram of the test bench are shown in Fig.8.6. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Selection of the reference temperature (Tref): The selection of reference point for thermal 
resistance measurements in power electronics depends on the packaging concept of the device 
to be measured. Devices can be generally divided into two categories: 
 
1) Devices with base plate: Thermal resistance or impedance between junction and heat sink 
(Rthj-h, Zthj-h) of power devices with base plate (or case related devices) can be splited in two 
components:  
 
Rthj-h= Rthj-c+Rthc-h      
Zthj-h= Zthj-c+Zthc-h  
 
Where Rthj-c(Zthj-c) is the thermal resistance (impedance) between junction and case (internal 
resistance), and Rthc-h (Zthc-h) is the thermal resistance (impedance) between case and heat sink 
(external resistance). Case temperature (Tc) is measured at the hottest point on the base plate 
by a thermocouple inserted through a hole in the heat sink. However, there are two concepts 
relating measuring of the heat sink temperature (Th) [FRE03-2]:  
 
1-a) Th is measured at the hottest point of the heat sink at the outside edge of module case. 
The different reference points are illustrated in Fig.8.7.  
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Fig.8.6: Block diagram of Rth-measuring bench  
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1-b) Some manufacturers of power modules with base plate measure Th  2mm underneath the 
base plate inside the heat sink where the Tc is measured in similar way described in 1- a. The 
approach is illustrated in Fig.8.8.    
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Fig.8.7:  Measuring of Th acc. to method 1-a  
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Fig.8.8:  Measuring of Th acc. to method 1-b
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The according to method 1-b measured Rthc-h is of course lower than that of method 1-a  
hence the temperature difference between case and heat sink (∆Tc-h) from method b is smaller 
than the value obtained when using method 1-a. 
2. Devices without base plate: For modules without base plate (heat sink rated devices)  
splitting of the total Rth into internal and external components is impossible hence base plate 
fails in these devices and only Rthc-h can be given. Two approaches are suggested to select 
reference point on the heat sink: 
2-a) Similar to method 1-a in case related devices the hottest point on the top of the heat sink 
at the outside of the device case as illustrated in Fig.8.9.     
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
2-b) The heat sink temperature (Th) is measured 2mm underneath the device inside the heat 
sink. The 2mm is experimentally identified distance at  which  the parasitic effects of the heat 
sink, like size, material and  colour are minimized and the disturbance of thermocouple are 
neglected [FRE03-2]. This approach is illustrated in Fig.8.10. 
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Fig.8.9:  Measuring of Th acc. to method 2-a
8 Thermal measurements in power electronics   67
 
 
 
 
 
 
 
 
 
 
 
 
 
 
In heat sink rated devices it is not recommended to drill a hole through the heat sink to reach 
the bottom side of the DCB and measure the case temperature. Such heat sink modification 
leads to disturbance of heat flow from chip to heat sink which can be significant because of  
the absence of heat spreading effect of the failed bas plate and lead to drastically falsification 
of the measured Rth [FRE03-2].      
 
Measuring of the reference temperature (Tref) : For measuring Tref of the thermal 
resistance, thermocouples are usually used. They are made of very thin wires of two 
dissimilar materials welded to each ether with very  tiny ball-shaped weld joint on the top 
(pearl) and generate a temperature dependent voltage in range of microvolt. Thermocouples 
are categorized into several types according to the used metal couples. The most known types 
are K-type (Chromel/Alumel), T-Type(Copper/Constantan) and J-type (Iron/Constantan). 
Hence  thermocouples are based on contact measurement, heat conduction in the 
thermocouple is inevitable which consequently influences  the measured value. This heat 
wicking effect of the thermocouples can be minimized but never totally eliminated.  
The perfect adhesion of the thermocouple to the point to be measured is arbitrative for the 
accuracy of the measured Rth. However to achieve this goal, modification of the devices is 
usually necessary which leads to systematic errors. It is necessary to care that only the ‘pearl’ 
of the thermocouple is connecting the measured point where the rest of the leads are thermally  
isolated.       
Measuring of Tref , as also realized in [SCH06] [SOF95], was the most awkward task which 
enhances the complexity  of  Rth measurement in power electronics. However, the following  
observations and recommendations based on own and other experiences can be made and 
applied: 
• Thermocouple of small diameter should be used to provide short response time,    
and minimize the previously mentioned heat wicking effect.  
• Thermocouples should be limited to measure temperature of metals. K types have 
the lowest conduction error where the T-types have the highest[SOF75].                  
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Fig.8.10:  Measuring of Th acc. to method 2-b
8 Thermal measurements in power electronics   68
Measurement example: The measuring probe in this example is the upper IGBT of the 
centre phase leg of the IGBT module BSM100GD120DLC integrated in Econo3 package 
with copper base plate (see Fig.9.16). The elements of Foster thermal network (Rthi and τi), 
depicted in Fig.8.12, were extracted from the cooling curve after switching off of a load 
current of 50A out of thermal equilibrium and using the curve fitting tool ‘solver’ of 
Microsoft Excel [GOO99]. The measured and fitted cooling curves are depicted in Fig. 8.11.         
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The measured static thermal resistance Rthj-c amounted 0,141 K/W and lies approx. 25% lower 
than the manufacturer  maximum value of 0,19K/W; where the maximal difference between 
the measured transient resistance (Zthjc) and manufacturer values as shown in Fig.8.13 
amounts to 35%. Main reasons for this difference are firstly the safety margin of the 
manufacturer specifications and the different load current at which the measurements are 
performed.     
 
 
Fig.8.11: Cooling curve of IGBT in Econo 3 package  
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Fig.8.12: Foster thermal model of the measuring probe  
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9 Power cycling reliability of modern packaging 
technologies 
In this chapter the results of power cycling tests with advanced packaging concepts are 
presented. The tests performed during this work are characterised by the high temperature 
swings up to approx.160K (Tj,max=200°C) and the inclusion of discrete devices as well as 
power module. The tests were performed at for this purpose designed test set-up which also 
described in this chapter together with the applied measuring strategy. 
 
9.1 Test set-up  
A schematic of the test set-up is presented in Fig.9.1. Devices Under Test (DUT) are usually 
mounted on an aluminium heat sink. The load current is generated by a full wave bridge 
rectifier (B2) and heats the devices up to the desired maximal junction temperature (Tj,max) 
due to the  ohmic losses dissipated within the chips. When  Tj,max  is reached, a cooling system 
consisting of electrical fans is activated till the desired minimal junction temperature (Tj,min) is 
attained. The duration of the heating and cooling phases (ton and toff ) are controlled by the 
adjustable minimal and maximal heat sink temperature. Choosing the heat sink temperature as 
control parameter has the advantage of exclusion of the influence of the cooling mechanism 
and at the same time the inclusion of effects caused by changes in thermal resistance 
[SCH02].  
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Fig.9.1: Power cycling test set-up
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9.2 Measuring methods 
During the primary power cycling tests, measuring of the electrical quantities was 
accomplished using digital oscilloscope and analogue voltmeters.  To avoid stopping the runs 
for intermediate measurements and to increase the measuring frequency, an online measuring 
system was developed which allows hourly detecting of Tj,max, Tj,min, forward voltage at 
specified load current (for detecting eventual aging of bond wires) and the average value of 
dissipated power (Pa,ave) (for calculation of Rth). 
a) Measuring of Tj: The junction temperature (Tj) is measured by using the in section 8.1.-b 
discussed TSEP method (Temperature Sensitive Electrical Parameter) where the forward 
voltage (VF or VCE) at the permanently flowing sense current is used as the temperature 
sensitive parameter.   
Load current exhibits breaks of approx. 2,7ms where only sense current flows. Detecting of 
the minimal measured forward voltage at sense current level during the breaks of the load 
current  allows the calculation of the reached Tjmax, where the maximal measured forward 
voltage during the cooling phase is used to calculate the Tj,min. Measuring of VF or VCE is 
accomplished by digital oscilloscope or 12bit A/D converter (LTC1286) installed in an on-
line measuring equipment.   
The principle of Tj measurement is schematically explained in Fig.9.2.        
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Measurement error discussion of Tj: The calibration process is executed, as described in 
section 8.1-b, by using temperature regulated heat plate. The temperature of the heat plate is 
measured by a thermometer with accuracy of ±0,3% of the displayed value (according to 
manufacturer). Hence power chip is usually mounted very close to the bottom side of the 
device and thus to the mounting surface to the heat plate, it is assumed that junction 
temperature lies very close to the reached heat plate temperature in the steady state. A 
Load current with 
breaks 
VF at sense current during breaks 
of load current  
Fig.9.2:  Principle of measuring the forward voltage at sense current
VF at sense current during 
cooling phase 
load current with breaks 
VF at sense current during 
heating phase 
Fig.9.2: Priciple of  TSEP method for indirect measuring of Tj   
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difference of maximal 2°C is assumed due to heat losses by convection through the top side of 
the devices. 
The accuracy of the digital oscilloscope used to measurer the forward voltage amounted 
±0,5% of the 8 divisions. The consequential inaccuracy of the measured Tj is maximal 
±0,8°C. In case of on-line measurements, the measured voltages were regular compared with 
that measured with the digital oscilloscope and no disagreements could be observed.           
As shown in section 8.1, the with TSEP method measured junction temperature is an 
integrated quantity which averages the temperature gradient arises during active operation of 
the device. Based on extrapolation of Fig.8.3 and Fig.8.4, one can assume that  the with TSEP 
method measured Tj,max in this work lies between 3°C (for discrete devices and LTJT diodes) 
and 8°C (for ECONOPACK power modules) below the hottest chip temperature at chip 
centre.  
Simulation of thermal behaviour of  DCB based, transfer molded devices has shown that the 
maximal drop of Tj  within the time between reaching the current half wave its amplitude and 
zero crossing amounts 1,4 °C (see Fig.9.3). This value is calculated at Tj of approx.195°C and 
decreases at lower junction temperatures. It is assumed that the drop in Tj of larger devices; 
like IGBT chips which was tested in this work, is lower than this value.           
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The above analysis leads to the summary that the real maximal junction temperature lies 4,4 
°C and respectively 9,4°C higher than the measured one and the total statistical error amounts 
approx. ±3 °C.     
b) Measuring of Rthj-h   
The behaviour of the thermal resistance of DUT is an important indicator for eventual aging 
of several interconnection layers, especially that of solder joints. The thermal resistance of the 
DUT is calculated according to the equation Eq.8-2.   
Fig.9.3: Fluctuation of Tj of DCB based, transfer molded power diode during half period of the load 
 current 
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The reference temperature during this work was the heat sink temperature measured by a 
thermocouple approx. 2mm underneath the central DUT to minimize parasitic effects resulting 
from heat sink parameters like size, thermal conductivity etc. when measuring the thermal 
resistance between junction and heat sink temperature of power devices without base plate 
[FRE03].   
The average value of the dissipated power is identified online or calculated according to 
Eq.9.1[LAP91]:  
 
  2,,0, rmsLBaveLFaved IrIVP ⋅+⋅=        Eq.9.1  
 
where: VF0=barrier voltage; IL,ave=DC value of the load current; rB=differential resistance; 
IL,rms=effective value of the load current.  
The on-line measurement of Pd,ave is based on averaging of multiplication result of n-load 
current values with the adequate forward voltage during the heating phase according to 
Eq.9.2: 
 
  
n
iuiuiuP nnaved
⋅+⋅+⋅= L2211,       Eq.9.2 
 
The principle of the online measuring of Pd,ave is demonstrated  in Fig.9.4. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The factor n is adjustable and amounted during the tests performed in this work 1000 points.  
Measurement error discussion of Rthj-h: To reduce the complicity of the measuring process 
and equipment, the temperature of the reference point (Th) is measured  only underneath one 
device and was considered as the reference temperature of other devices. 
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Fig.9.4: Principle of the on-line measuring of average value of dissipation power Pa,ave  
9 Power cycling reliability of modern packaging technologies   74
Electrical voltage and current are measured with digital oscilloscope with accuracy tolerance 
of ±0,5% of the displayed value. The impact of this tolerance limit on the calculated Pd,ave is 
negligible.     
A comparison between the online determined and according to Eq.9.1 calculated Pd,ave at 
different load currents  shows a very good agreement between both values as demonstrated in 
Fig.9.5. This example is from power cycling test of one-sided low temperature joining 
technique at ∆Tj=130K.  
      
 
 
 
 
 
 
 
 
 
 
 
 
 
The temperature dependency of the voltage barrier (VF0) and differential resistance rB is 
obtained by tracing the forward characteristic of DUT at the for the planned test relevant  
junction temperatures, as demonstrated in Fig.9.6 which describes the forward characteristic 
of 1200V/50A power diode.   
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However;  because the relative behaviour of the thermal resistance of DUT  is of interesting 
and usually no external modification of test parameters are performed, the during power 
cycling tests measured thermal resistance is considered as important wear-out indicator 
despite the above discussed inaccuracy in its measuring process.   
 
9.3  Power cycling of standard discrete power devices 
DUT and test parameters: DUT are six 100A/1200V Cu based, transfer molded power 
diodes in TO247 cases with chip size of approx. 9mmX7mm. Top side of the power 
semiconductor chip is wire bonded while the bottom side is soldered on copper lead frame of 
2mm thickness which provides heat transfer path into the heat sink. The package is moulded 
with resin to fix the leads for external electric connections. This technology provides low 
processing costs, however the required external isolation between circuit and heat sink 
increases  mounting effort. Fig.9.7 shows a cross section of copper based transfer molded 
component. 
 
 
 
 
 
 
 
 
 
 
 
 
 
The most important test parameters are summarized in Table 9.1: 
Table 9.1: Test parameters of  power cycling test with Cu-based, transfer molded devices  
Tj,min [°C] Tj,max[°C] ton [s] toff [s] IL,ave [A] 
 
40 
 
150 
 
 
21 
 
84 
 
28 
 
Failure criteria are the increase of the forward voltage VF of 20%, leakage current IR exceeds 
1mA or increase of the thermal resistance between junction and heat sink (Rthj,h) of 20%. 
 
Test Results: After approx. 3800 cycles and during intermediate measurements was observed 
that diodes (D4 and D6) exhibit no blocking capability which is cleared by the horizontal chip 
cracks as shown in Fig.9.8.      
 
 
 
 
 
 
 
 
Fig.9.7: Cu-based, transfer molded power diodes in TO247 case [LIN03] 
a. Top side (molding compound partially removed) b. bottom side 
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Till approx. 22000 power cycles, no further failures were registered and test was stopped 
because no reasonable accurate failure forecast is possible with the achieved failure data.   
A typical behaviour of DUT during the test is shown in Fig.9.9. A slightly increasing 
tendency of VF and Tj,max can be observed, however the failure criteria are not immediately 
fulfilled. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Evaluation of results: Mechanical stress originating from mismatch of thermal expansion 
coefficients of silicon (3.10-6/K) and copper lead frame (17,6.10-6/K) led to die crack of two 
diodes. Considering the number of power cycles at which the first failures occurred, the 
achieved results lies curtly below the results expected from extrapolation of LESIT equation. 
Thus, one can assume that Cu based, transfer molding technology is unsuited to integrate Si 
chips with area of minimal 63mm2 for applications at ∆Tj>110K if high power cycles are 
required. Integration of smaller chip sizes in this technology is expected to improve the power 
cycling reliability due to the reduction of the strain stress.    
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Fig.9.8: Chip crack of Cu based, transfer molded power diode as result of power cycling at ∆Tj=110K
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9.4 Power cycling reliability of pressure contacted power modules 
Devices under test and test results: The tested devices are based on the in section 5.2.2 
described pressure contact technology. Six 1200V/40A MiniSkiiP power IGBTs with chip 
size of 6mmX6mm housed in two 3-phase inverter modules have been power cycled at ∆Tj up 
to 101K. Both modules, M1and M2, were connected in parallel. Power chips are soldered to 
DCB substrate and is interconnected via bond wires. Temperature sensor is also integrated on 
the DCB. The electrical connection to the PCB circuits are established by contact springs 
which act at the same time as pressure spring pad between DCB and heat sink. Subsequently, 
case is filled with silicon [SEM06]. The basic structure and case of the DUT are shown in 
Fig.9.10. 
 
 
 
 
 
 
 
 
 
 
 
The test parameters are summarized in Table 9.2 
Table 9.2: Test parameters of power cycling test with MiniSkiiP power modules  
   Tj,min  
 [°C] 
Tj,max 
[°C] 
ton 
[s] 
toff 
[s] 
IL,ave 
[A] 
VGate 
[V] 
gB-M1 g3-M1 g4-M1 gB-M2 g3-M2 g4-M2  
 
40±2 
 
128 
 
124 
 
143 
 
129 
 
120 
 
143 
 
 
16-21 
 
 
40-48 
 
 
26-31 
 
 
15 
 
Test results: At the begin of the test, parameters were adjusted to have a nominal maximal 
junction temperature of approx.140°C (∆Tj=100K). To compensate the decrease of the 
junction temperature during the first few thousands of power cycles due to the decrease of the 
thermal resistance of the thermal grease, load current was increased after approx. 2900 cycles.  
As shown in Fig.9.12,  Tj,max of IGBTs g4 lies 15 °C to 23°C higher than Tjmax of the other 
IGBTs under test. This difference couldn’t be minimized without adjusting the gate voltage 
(VGate) of the IGBTs under 12V, which is avoided in power cycling tests of IGBTs. 
Considering the internal layout of the modules shown in Fig.9.11, the relative high thermal 
resistance of IGBT g4 is cleared by two reasons: Firstly: the thermally awkward position 
between two heat sources and secondly: it was observed that the area of the Cu layer of IGBT 
Fig.9.10: Basic Structure of MiniSkiiP technology (left) and case of DUT           
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g4 is 20% to 40% smaller than that of the neighbouring IGBTs which results into reduced 
heat spreading of the DCB substrate. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Measuring of VCE at 40A and at sense current and the averaged dissipation power (Pd,ave) was 
performed during this test by a digital oscillograph without stopping the runs. At power cycle 
24100 control computer has registered that load current flow in Module1 (M1) is interrupted, 
and the test was automatically stopped. The last on-line measurements of VCE at 40 A, of Tjmax 
and of Tj,min was executed at power cycle 22125. The maximal increase of the on-line 
measured VCE amounted approx. 10% and measured at IGBT g4-M1. No significant increase 
at the other devices is obvious (see Fig.9.12). Off-line measurements of VCE have shown a 
maximum increase of 22% measured also at g4-M1 followed by g3-M2 and g4-M2 with 
increase of about 2%. After the off-line forward measurements at room temperature, electrical  
contact to g4-M1 was completely interrupted.           
 
 
 
 
 
 
 
 
 
 
 
 
 
IGBT g4 
 
Fig.9.11: Internal Layout of the MiniSkiiP IGBT Module   
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Fig.9.12: Power cycling test of  MiniSkiiP power modules at  ∆Tj=100K
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Indicated by the increase of VCE, SEM has confirmed the catastrophic bond wire lift-off of 
IGBT g4-M1. Bond wire lift-off was observed to affect also IGBTs g3 and g4 of Module2 
despite no increase of the on-line measured VCE of these devices is obvious. Thus it is 
assumed that the lift-off occurred between power cycle 22125 (point of last on-line 
measurement before failure) and power cycle 24100 (failure of IGBT g4-M1 and test stop). 
Fig.9.13 shows SEM images of IGBT  g4 of Module 1 and 2.    
  
 
     
 
 
 
 
 
 
 
The increase of the temperature of the failed IGBT g4-M1 shortly before the total failure is 
due to the increase of the dissipation power as result of the increase of VCE. However, the 
increase of temperature of IGBT g4-M2 is not accompanied by increase of VCE. The 
assumption that the increase of Rthj-h of g4-M2 is due to degradation of the solder layer is 
approved by the SEM shown in Fig.9.14.   
 
 
 
  
 
 
 
 
 
 
 
 
 
Table 9.3 summarizes the temperature swing (∆Tj) and the reached number of cycles (Nf) of 
each IGBT: 
 
 
 
Fig.9.13: Bond wire lift-off  on Chip Side observed at IGBT g4-M1 (left) and  IGBT g4-M2 (right) 
  
Fig.9.14: Solder Layer Chip-DCB of IGBT g4-M2 
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Table 9.3:Temperture swing, cycles to failure and failure criteria of DUT 
IGBT ∆Tj[K] Cycles to failure (NF) Failure criteria 
gB-M1 90 >24117  
g3-M1 80 >24117  
g4-M1 101 24117 Lift-off of bond 
wires 
gB-M2 90 >24117  
g3-M2 78 >24117  
g4-M2 100 >24117  
 
Evaluation of results: Considering the number of cycles at which the first failure has 
occurred, the MiniSKiiP modules exhibits at ∆Tj=101K power cycling reliability approx. 
three times higher than expected from extrapolation of LESIT equation for standard modules 
with base plate. The limit of the power cycling lifetime of the MiniSkiiP modules at ∆Tj=80K 
and 90K could not be determined till power cycle 24100. Bond wire lift-off led to the total 
failure of IGBT g4-M1 and could be observed at other devices. A clear degradation of the 
solder layer of IGBT g4-M2 was obvious too. However, hence the test was stopped after total 
failure of IGBT g4-M1, no exact statements can be made about the role of solder the layer 
degradation as failure mechanism.        
Earlier evaluation of intelligent power modules (SKIM®3) based on pressure contact 
technology at ∆Tj of 80K and 110K are published in [SCH02]. The minimal junction 
temperature (Tj,min) during these tests amounted also 40°C. Tests have shown that the pressure 
contacted intelligent power modules exhibits power cycling reliability at ∆Tj=110K six times 
and at ∆Tj=80K one and half times higher than the expected values from extrapolated LESIT 
equation. However, the determination of solder layer degradation as dominant failure mode at 
∆Tj=80K, as reported in [SCH02], could not be confirmed during the tests performed in this 
work. Comparison of the power cycling reliability of the MiniSkiiP modules, SKIM®3 and 
extrapolation of LESIT equation is depicted in Fig.9.15. The reason for the slightly higher 
reliability of the SKIM®3 modules at ∆Tj=110 compared to the reliability of MiniSkiiP 
modules at ∆Tj=101K is probably due to the different test parameters like load current form, 
cycle duration and cooling method.      
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9.5  Power cycling reliability of state-of-the-art of power modules 
with base plate 
Devices under test and test parameters: The tested modules are standard power modules 
with copper base plate implemented ten years after LESIT reliability project. Devices under 
tests are 1200V/100A IGBTs chips of centre half bridge of SixPack power module integrated 
in Econo3 package (see section 5.2.1). The IGBTs exhibit an area of approx. 156 mm2  and 
were connected in serial. Fig.9.16(left) shows a picture of the internal layout of the  modules 
and the connection plan of the devices (right). 
 
 
 
 
 
 
 
 
Test started with a difference of approx. 8 °C between the Tj,max of the IGBTs of Module1 
(M1b) and Module2 (M2b). This drift in Tj,max is probably due to the heat spreading distortion 
effect of hole of the thermal couple mounted under M2b for measuring of heat sink 
temperature. Measurements of the most important parameters during this test followed on-line 
and automatically by measuring computer and at regular time intervals. VCE was measured at 
the begin of the heating phase when the first half wave has reached the value of 80A.    
Table 9.3 summarizes the test parameters 
Fig.9.16:  Internal assembly of the IGBTs and FREDs  (left)  and connection plan (right)  
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Fig.9.15: Comparison between power cycling reliability of MiniSKiiP, SKIM®3 Module und  
extrapolation of LESIT equation for Tj,min=40°C 
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Table 9.3: Test parameters of  power cycling tests with ECONOPACK power modules 
∆Tj  [K] Tj,min[°C] 
IGBT PV-M1b IGBT NV-M1b IGBTPV-M2b IGBTNV-M2b 
t0n 
[s]
toff 
[s] 
IL,ave 
[A] 
VGate 
[V] 
40 123 123 131 131 66 121-130 72 15 
 
Test results: 
a) Test results at ∆Tj=123K: The behaviour of VCE and of the thermal resistance between 
junction and heat sink (Rthj-h) of IGBTs PV and NV of module M1b are shown in Fig.9.17. 
Exceeding of VCE the specific limit of 5% was firstly reached. However, an increasing 
tendency of Rthj-h could be observed already after approx. 7000 cycles . Exceeding the 20% 
limit was not reached but it seems that would occur soon at IGBT PV. The slightly decrease 
of Rthj-h during the first few thousand cycles is often observed tendency in power cycling tests 
and is due to the thermal extension of the substrate which enhances the distribution process of 
the thermal grease and improves the thermal conductivity of the assemblies [SCH02].    
 
 
 
 
   
 
 
 
 
 
  
  
 
 
The number of cycles to failure and respective failure criteria are summarized in Table 9.4  
 
IGBT 5%-Increase  of VCE reached 
after: 
20%-Increase of Rthjh reached 
after: 
Total Failure: 
PV-M1b 10000 Power Cycles Not reached 11019 Power Cycles 
NV-M1b 10896 Power Cycles Not reached Not reached 
 
b) Test results at ∆Tj=131K: As shown in Fig.9.18, exceeding of the specific limit of Rthj-h 
of both IGBTs occurred firstly. The increase of Rthj-h can be early observed after approx. 4000 
cycles. Only IGBT PV has totally failed due to the lift-off of all emitter bond wires. The 
behaviour of  the on-line measured VCE of IGBT NV leads to the assumption that its total 
failure would occur soon.  
Table9.4: Cycles to failure and failure criteria of power cycling test at ∆Tj=123K
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Fig.9.17: Power cycling test of ECONOPACK power modules at ∆Tj=123K 
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The number of cycles to failure and the respective failure criteria are summarized in Table 9.5  
Table 9.5: Cycles to failure and failure criteria of power cycling test at ∆Tj=131K 
IGBT 5%-Increase  of VCE reached 
after: 
20%-Increase of Rthj-h reached 
after: 
Total Failure: 
PV-M2b 7350 Power Cycles 7245 Power Cycles 7675 Power Cycles 
NV-M2b Not reached 6836 Power Cycles Not reached 
 
Failure analysis: Ultrasound microscopy has shown a clear degradation of the solder layer 
between DCB and baseplate under the tested IGBT of both modules however and as expected, 
with more extension at M2b power cycled at ∆Tj=131K. The ultrasound images are shown in 
Fig.9.19 and Fig.9.20. The solder layer on the left and right ends of the module can be 
considered as reference for unstressed state.       
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Fig.9.19: Solder layer DCB/base plate under the tested phase leg of M1b (∆Tj=123K) 
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Furthermore, emitter bond wire lift-off, especially at the totally failed IGBT (PV), and 
reconstruction of the Al-metallization (Fig.9.21 a and b) were obvious. 
 
 
 
 
 
 
 
 
 
  
 
Fig.9.22 shows a chip burn-out observed at IGBT PV M1b. Such catastrophic burn out failure 
is due to the increase of chip thermal resistance as result of solder layer degradation resulting 
in thermal concentration and local overheating [WUC96].     
 
 
 
 
 
 
 
 
 
 
Fig.9.20: Solder layer DCB/base plate under the tested phase leg of M2b (∆Tj=131K) 
 
 
  
Fig.9. 21: SEM pictures of the device after test  
 a) Bond wire lift-off of IGBT PV-M2b  b) Metallization of IGBT NV M2b after test (left),  
metallization in unstressed state (right) 
Fig.9.22: Chip burn-out of IGBT PV M1b 
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Evaluation of results: Two different failure criteria could be observed at ∆Tj=123K and 
131K. Where exceeding of 5% of VCE occurred firstly during the ∆Tj=123K test, was the 
increase of Rthj-h of 20% the firstly fulfilled failure criteria of the test at ∆Tj=131K. However 
the observation of early increase of Rthj-h during both tests makes the evidence that 
degradation of solder layer is playing an important role as failure mechanism at these thermal 
conditions. The ECONOPACK modules show at ∆Tj>120K a power cycling reliability six 
times higher than results expected of extrapolation of LESIT equation. The fitted parameters 
α, A and Ea in LESIT equation are listed in Table 9.6 together with the original values. 
However, it must be stated that the validity of these fitted parameters beyond the temperature 
swings performed in these tests is not investigated and their accuracy for ∆Tj smaller than 
120K and higher than 130 K can not be guaranteed.     
Table 9.6: Extrapolated parameters of LESIT equation for ECONOPACK and Standard power modules   
Technology α A Ea[J] 
Standard  Modules(LESIT) -5,039 302500 9,89.10-20 
State-of-the-art of standard modules 
(ECONOPACK) 
-4,8 730394 9,83.10-20 
 
A comparison of the achieved results together with extrapolation of LESIT results is depicted 
in Fig.9.23.    
 
 
 
         
 
 
 
 
 
 
 
 
 
 
ECONOPACK modules with improved wire bonding technology have shown at ∆Tj=75K and 
88K power cycling reliability eight to twelve times higher than expected from extrapolation 
of LESIT equation. Power cycling tests with these modules at high ∆Tj are currently running.   
 
 
Fig.9.23: Comparison between power cycling reliability of state-of-the-art of power modules  
( ECONOPACK) and extrapolation of LESIT equation for Tj,min=40°C 
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9.6 Power cycling reliability of DCB based, transfer molded power 
devices  
The motivations of testing the power cycling capability of DCB based, transfer molded 
devices are: Firstly: These devices find increasingly applications in automobile industry 
where high reliability requirements at harsh environmental operation condition are expected 
and secondly: Manufacturer of isolated power devices in module and discrete packages are 
challenged to verify the advantages of the isolation concepts compared to standard devices, 
e.g. by advanced power cycling reliability.                 
Executed tests:  The packaging concept and its performances are discussed in section  
5.1.1.2.  Power cycling test at ∆Tj=105,130 and 195K have been performed. Failure criteria 
are 20% increase of VF or Rthj-h or leakage current exceeds 1mA. Measuring of VF at 50A and 
room temperature and leakage current at 1200V followed during these tests off-line at regular 
basis and after stopping the runs. Measuring of VF at sense current for Tj calculation followed 
using digital oscilloscope as described in section 9.2 .      
Devices under test: Three half bridges consisting of 1200/50A diodes with chip area of 
63mm2 were connected in serial. DUT are integrated in ISOPLUS i4-PACTM  case filled by 
epoxy resin. Fig.9.24 shows a picture of the DUT (left)and the respective connection plan 
(right). 
  
 
 
 
 
 
 
 
 
 
a) Test results at ∆Tj=105K:  
Test parameters are summarized in Table 9.7 
Table 9.7: Test parameters of  power cycling tests with DCB based, transfer molded power devices at ∆Tj=105K 
 
Tj,min [°C] 
 
∆Tj, [K] 
 
ton [s] 
 
toff [s] 
 
IL,ave 
 [A] 
 
40 
 
145 
 
38 
 
56 
 
18 
 
Behaviour of DUT during test and statistical analysis: A representative  behaviour of Tj,max 
and VF during the test is shown in Fig.9.25. The graphic shows that a small increase of Tj,max 
can be observed after approximately 30000 cycles, while a significant increase of VF can be 
 
1       3     5 
Fig.9.24: DCB based, transfer molded power device  ISOPLUS i4-PAC (left); PIN configuration 
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detected after approximately 60000 cycles. Exceeding of the allowed 20% of the initial value 
of VF was the dominant failure mode in this test. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Test was stopped after the total failures of four devices. The lifetime in cycles and the failure 
criteria are summarized in Table 9.8 
Table 9.8: Cycles to failure and failure criteria of power cycling test at ∆Tj=105K 
Diode D1/1 D1/2 D2/1 D2/2 D3/1 D3/2 
Failure after 
[power cycles] 
67910 66815 63810 Not Failed Not Failed 50605 
Failure Criteria Increase of 
VF 
Increase of 
VF 
Increase of 
VF 
  Increase 
of VF 
 
Failure analysis: Investigation of devices after test with SEM has shown extended bond wire 
lift-off  and heel cracks as depicted in Fig.9.26. It is noticeable that the following pictures are 
from a diode which didn’t fail till test stop at 75000 power cycles, however it is obvious that 
failure would occur soon. 
 
 
  
 
 
 
 
 
 
  
Fig.9.26: Bond wire lift-off and (left) and  heel crack of a device power cycled at  ∆Tj=105K 
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Fig.9.25: Power cycling test of DCB based, transfer molded devices at ∆Tj=105K 
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The Weibull analysis of test results , shown in Fig.9.27, indicates  distribution parameter α of 
9,15 and β of 70262 and a Weibull value of 50% after 67510 power cycles at this test 
conditions. 
 
     
 
 
 
 
 
 
 
 
 
 
 
 
 
b)Test results at ∆Tj=130K: Test parameters are summarized in Table 9.9 
Table 9.9: Test parameters of  power cycling tests with DCB based, transfer molded power devices at ∆Tj=130K 
 
Tj,min [°C] 
 
∆Tj, [K] 
 
ton [s] 
 
toff [s] 
 
IL,ave 
 [A] 
 
40 
 
170 
 
20 
 
70 
 
28 
 
Behaviour of DUT during test and statistical analysis: The increase of Rthj-h was the 
dominant failure mode in this test. Fig.9.28 shows the increase of Tj,max while no significant 
increase of VF is obvious. 
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Fig.9.27: Weibull analysis of test results at ∆Tj=105K 
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However, as shown in Fig.9.29 some DUT show paralleled increase of  VF and Tj,max and the 
exceeding of both specific limits seems to occur  at the seem time. Thus it is assumed that 
both failure mechanisms, bond wire lift-off and solder layer aging, are involved in this test.       
 
 
 
 
 
 
 
 
 
 
 
 
 
The test was stopped after the significant increase of VF or Tj,max of all devices. The lifetime 
in cycles and the reason of failure of DUT are summarized in Table 9.10.  
 
Table 9.10: Cycles to failure and failure criteria of power cycling test at ∆Tj=130K 
Diode D11/1 D11/2 D12/1 D12/2 D13/1 D13/2 
Failure after 
[power cycles] 
24400 24017 16329 16743 Not Failed 21046 
Failure Criteria Increase of 
Rthj-h 
Increase of 
Rthj-h 
Increase of 
Rthj-h 
Increase of 
Rthj-h 
 Increase of 
Rthj-h 
 
Fig.9.28: Power cycling test of DCB based, transfer molded devices at ∆Tj=130K 
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 Fig.9.29: Power cycling test of DCB based, transfer molded devices at ∆Tj=130K 
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Failure analysis: bond wire lift-off and heel crack on chip side were obvious (see Fig.9.30-
left). Lift-off was also observed to affect the bonds on the DCB side as depicted in Fig.9.30-
right. 
 
   
 
 
 
 
 
 
 
 
Ultrasonic images show that the solder layer of some diodes exhibit voids. Unfortunately, no 
ultrasonic scanning was made of each DUT before the test. However, the middle picture in 
Fig.9.31shows the image of an unstressed device and can be taken as reference for the 
evaluation of the ultrasound images. 
The left picture of Fig.9.31 shows the ultrasound image of device D11. It is obvious that the 
cavity formation at D11/2 is more distinctive compared to D11/1. This agrees well with 
behaviour of the devices during the test shown in Fig.9.28 and Fig.9.29. The right picture 
shows the ultrasound image of D12/1 and D12/2 which have  totally failed firstly.  
. 
 
   
 
  
 
 
 
 
 
The Weibull analysis of test results, shown in Fig.9.32 with  distribution parameter α of 6,828 
and β of 22825 and a Weibull value of 50% after 21630 power cycles. 
 
 
 
 
 
 
Fig.9.31 Ultrasonic Images of device D11(left), unstressed device (middle) and device D12(right) 
 
D11/2 D11/1 D12/1 D12/2 
Device D11 
Unstressed  device 
(Reference) 
Device D12 
Fig.9.30: Bond Wire Lift-off and heel crack on chip side (left) and  DCB of device power cycled at  
 ∆Tj=130K 
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c) Test results at ∆Tj=155K 
Test parameters are summarized in Table 9.11 
Table 9.11: Test parameters of  power cycling tests with DCB based, transfer molded power devices at 
∆Tj=155K 
 
Tj,min [°C] 
 
∆Tj, [K] 
 
ton [s] 
 
toff [s] 
 
IL,ave 
 [A] 
 
40 
 
195 
 
27 
 
83 
 
32 
  
Behaviour of DUT during test and statistical analysis: The majority of devices in this tests 
have shown already after few thousands of cycles an increasing tendency of Rthj-h. A typical 
behaviour of the DUT is shown in Fig.9.33. 
        
 
 
 
 
 
 
 
 
 
 
 Fig.9.33: Power cycling test of DCB based, transfer molded devices at ∆Tj=155K 
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Fig.9.32:  Weibull analysis of  test results at ∆Tj=130K
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The increase of Rthj-h was clear the dominant failure mode in this test. However, intermediate   
measurements have shown that one diode exhibits no blocking capability after approx. 2000 
cycles. This untypical failure mode of this and previous tests with DCB based, transfer 
molded devices leads to the assumption that this failure is likely to be linked to faulty 
production. 
The lifetime in cycles and the respective failure mechanism are summarized in Table 9.12.  
Table 9.12: Cycles to failure and failure criteria of power cycling test at ∆Tj=155K 
Diode D21/1 D21/2 D22/1 D22/2 D23/1 D23/2 
Failure after 
[power cycles] 
3793 3391 4108 2132 Not Failed 3826 
Failure Criteria Increase of 
Rthj-h 
Increase of 
Rthj-h 
Increase of 
Rthj-h 
IR>1mA  Increase of 
Rthj-h 
 
Failure analysis: As shown in Fig.9.34, a rarely bond wire lift-off could be observed. It is 
appreciable to notice that the right picture is the singly diode which didn’t failed till test stop.     
 
 
 
 
 
 
 
 
 
 
Ultrasonic images, as shown in Fig.9.35, support the assumption of degradation of solder 
layer as dominant failure cause during this test. The right picture shows inter alia an extended 
void formation at the edge of the solder layer of the right chip.  
 
     
 
 
 
 
 
 
 
 Fig. 9.35. Ultrasonic images of device D22(left) and device D23(right)
Fig.9.34: Bond wires on chip side of a device power cycled at   ∆Tj=155K 
9 Power cycling reliability of modern packaging technologies   93
The Weibull analysis of test results , shown in Fig.9.36 with  distribution parameter α of 
4,907 and β of 3994 and a Weibull value of 50% after 3706 power cycles. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Evaluation of results: The DCB based , transfer molded devices have shown power cycling 
reliability 10 to 12 time higher than results expected from extrapolation of LEST equation and 
two times higher than expected from improved power modules. They promise to fulfil the 
automobile standard AEC-Q101 (5000 cycles at ∆Tj>100K) at ∆Tj>130K even with chip size 
in the range of 63 mm2. However; it must be noted that mould technology is limited to 
discrete devices and unpractical for module design. Therefore its application is limited to low 
and medium power ranges.        
Degradation of solder layer is the dominant failure mode at temperature swings higher than 
∆Tj=130K.  
The relative often observed heel cracking is likely to be due to the low loop height used in 
bonding process of  the DCB based, transfer molded devices which, as discussed in section 
6.1, decreases the fracture resistance of the bond wires.  
The collected data base from the three power cycling tests allow to fit the parameters α and A  
in LESIT equation to the DCB based, transfer molded devices as shown in Table 9.13. 
However, and similar to the fitted parameters for the state-of-the-art of standard modules 
presented in section 9.5, the validity of these parameters for ∆Tj smaller than 100K and higher 
than 130K is not yet determined and no guarantee for there accuracy beyond these thermal 
conditions can be provided.    
 
 
Technology α A Ea[J] 
Standard  Modules ( extrapol. of LESIT) -5,039 302500 9,89.10-20 
DCB based, transfer molded devices -4,67 650790 9,89.10-20 
 
The diagram in Fig.9.37 shows a comparison between extrapolation of the equation for DCB 
based , transfer molded devices and LESIT equation. 
Table 9.13: Extrapolated parameters of LESIT equation for DCB based, transfer molded devices 
Fig.9.36:  Weibull Analysis of  test results at ∆Tj=155K
0,0E+00
1,0E-04
2,0E-04
3,0E-04
4,0E-04
5,0E-04
pr
ob
al
ity
 d
en
si
ty
0,00
0,20
0,40
0,60
0,80
1,00
ac
cu
m
ul
at
ed
 p
ro
ba
bi
lit
y
α=4,907 
β=3994 
9 Power cycling reliability of modern packaging technologies   94
 
 
 
      
 
 
 
 
 
 
 
 
 
 
 
The clear high power cycling reliability of the DCB based, transfer molded devices can be 
cleared by the better matching of the CTE of silicon by that of DCB substrate and the 
elimination of the critical base plate. Furthermore, it is assumed that compound materials can 
be a decelerating factor of bond wire lift-off process similar to bond wire coating.   
 
9.7 Conclusion/Summary  
TO cases with Cu lead frame are unsuited to integrate Si chips at least as large as 63mm2. 
Failure of these devices due to chip crack could be observed already after few thousands of 
cycles at ∆Tj=110K. The achieved reliability lies below the results being expected from 
extrapolation of LESIT equation for standard modules.  
DCB based, transfer molded devices show significant power cycling reliability at temperature 
swings up to approx. 160K. This can be explained by the reduced mismatch in CTE of silicon 
chip and DCB substrate, the elimination of  the at high temperatures critical base plate and 
lift-off decelerating effect of the compound material. However, moulding technology is 
limited to discrete devices and is not available for module design.      
Modules without base plate show at ∆Tj  between 80K and 100 K clearly improved power 
cycling reliability compared to extrapolation of LESIT equation. However, the reliability of 
this module architecture at higher temperature swings has not been further investigated in this 
work. 
Efforts of design engineers already yielded to clear improvements in the packaging and 
interconnection technologies especially in the power cycling reliability of Al bond wires. 
State-of-the-art of standard power modules with base plate show power cycling reliability at 
∆Tj between 120K and 130K six times higher than expected from similar assemblies in 1997. 
Degradation of the solder between DCB and base plate and its thermal consequence on bond 
wire reliability was observed to limit the lifetime of these modules.  
Fig.9.37: Comparison between power cycling reliability of DCB based, transfer molded devices, 
 State-of-the-art of power modules with base plate and extrapol. of LESIT equation 
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Soft solders are still the most important weak point of power devices at high temperature 
applications.     
After new fitting of the parameters A; α and eventual Ea, LESIT lifetime model for power 
modules with base plate at low temperature swings can be used to model the power cycling 
lifetime of power devices also at high temperature swings. However, it is worthy to mention 
that the modified equations are just descriptive models, which don’t consider the physical 
structure of the devices or the nature of the observed failure mechanisms. Furthermore, the 
validity of extrapolation of the modified models beyond the thermal conditions at which the 
results are provided is not investigated.  
Hence also the validity of the extrapolation of LESIT equation toward higher temperature 
swings and other packaging concepts is not determined, the comparisons between the 
achieved results and the results expected from extrapolation of LESIT equation have to be 
taken with carefulness. These comparisons are only used to provide a notion about the 
achieved reliability.         
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
   96
 
 
 
10  Power cycling reliability of Low Temperature Joining 
Technique (LTJT) 
As was shown in the previous chapter and also confirmed by [MOR], standard soft solders are 
the weakest point of power devices at high temperature swings and not able to open a path for 
high temperature applications. To evaluate the suitability of the in section 5.5 presented  LTJT  
for future module set-up, test samples were prepared and power cycled at temperature swings 
up to approx. 160K.   
               
10.1 Power cycling reliability of one-sided LTJT at high 
temperature swings 
Devices under test (DUT): The tested devices are 1200V/50A freewheeling diodes where 
LTJT is used to connect chip to substrate only. The top side connections are realized by ten 
aluminium bond wires of 300 µm or 400µm thickness. A schematic and photo of the 
assemblies are shown in Fig.10.1.   
 
          
             
       
 
 
 
 
 
Technology was integrated in a standard low power module package. The in Fig.10.2 shown 
easy1 package of INFINEON was selected [PAN02]. A singly diode was assembled in each 
case. To ease the evaluation of test results no silicon soft mold was used in one-sided LTJT.  
 
 
 
 
 
 
 
Fig.10.2: LT joined devices in easy1 
 package  
Fig.10.1: One-sided LTJT devices : Schematic (left) and  internal layout (right)   
Ag-LTJ-layer bond wire 
diode 
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10.1.1  Power cycling test at ∆Tj=130K 
The test parameters are summarized  in Table 10.1 
 
 
Tj,min [°C] 
 
∆Tj, [K] 
 
ton [s] 
 
toff [s] 
 
IL,ave 
 [A] 
 
40 
 
130 
 
44 
 
65-85 
 
42 
 
Behaviour of the devices during the test: Testing of  these devices was completed after the 
total failure of the last diode. The occurrence of the five failures was picked up by a control 
computer as the current flow was interrupted by the affected device. The first failure was 
registered after approx. 29460 cycles affecting diode G10. As expected; the diode with the 
lowest average Tj,max of 166 °C failed as last one after approx. 44500 cycles. Fig.10.3 shows 
the behaviour of VF at 40A. The significant increase of VF indicates the forthcoming total 
failure of the affected device due to bond wire lift-off.    
     
 
 
 
 
 
 
 
 
 
 
The behaviour of  Tj,max is depicted in Fig.10.4. No increase of Tj,max was obvious till shortly 
before the diode reaches its end-of-life. The increase of  Tj,max  at the end-of-life is due to the 
increase of VF at load current which yields increase of the dissipated power.  
 
 
 
 
 
 
 
Table.10.1: Test parameters of  power cycling tests with one-sided LTJT at ∆Tj=130K 
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Fig.10.3:  Behaviour of VF at 40 A (one -sided LTJ devices, ∆Tj=130K)
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Failure analysis:  After non-destructive opening of the tested diodes, a SEM micrograph was 
employed for further investigation of failure mechanisms. The observed failures are 
exclusively related to bond wire and metallization aging and can be summarized in two failure 
modes.  
1) Bond wire lift-off: This failure mechanism affected all tested devices. It could be  predicted  
during the test by the increasing of the online sensed VF at 40 A (Fig.10.3). As an  example, 
Fig.10.5 (left) shows the completely lifted–off bond wires of diode N8 which has failed after 
approx. 32000 cycles. Furthermore, wire melting as a consecutive fault of wire lifting-off 
could be observed. Wire melting occurs after the significant increase of nominal current 
density of the survivor wires accompanied by increased temperature after wire lifting-off 
(Fig.10.5- right).       
 
 
 
 
 
 
 
 
 
 
2) Aluminium Reconstruction: Wear out of the aluminium metallization by reconstruction 
could be observed too. Fig.10.6 shows the surface of the region adjacent to the pattern of a 
lifted-off bond wire. Reconstruction of Al metallization is enhanced by bond wire lift-off, 
Fig. 10.5: Bond wire lift-off in diode G8 (left); Bond wire melting in diode G3 (right)  
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Fig.10. 4:  Behaviour of Tj,max (one -sided LTJ devices, ∆Tj=130K)
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which leads to non-uniformity of current density and local increase of temperature on the 
metallization. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
10.1.2 Power cycling test at ∆Tj=156K 
The devices of this group are based on the same packaging and interconnection concept of 
devices power cycled in the above discussed test. The top side connection is performed by Al 
bond wire of 300µm thickness and higher loop height to increase the fracture resistance of the 
wires. The test parameters are summarised in Table10.2 
 
 
Tj,min [°C] 
 
∆Tj, [K] 
 
ton [s] 
 
toff [s] 
 
IL,ave 
 [A] 
 
40 
 
156 
 
57 
 
75-83 
 
42 
 
Behaviour of devices during test: The increase of VF  could be firstly optically identified as 
result of slackening of the soldered pins of the easy1 package because the whole module was 
faced extreme cycling as well. However, the gradual increase detected at D5 is due to lift-off 
of some bond wires. Further behaviour of the affected device and later microscopic 
investigations confirmed these assumptions. The direct reason of the four total failure was the 
total delamination of the outer pins. The behaviour of the online measured VF at 40 A is 
shown in Fig.10.7.    
 
 
 
 
 
 
 
L R 
Footprint of lifted-off  
bond wire 
L R 
 Fig. 10.6: Reconstructed metallization of diode G3 ( Diode failed after approx. 44500 cycles) 
Table 10.2: Test parameters of  power cycling tests with one-sided LTJT at ∆Tj=156K 
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Due to the better cooling conditions at both ends of heat sink, Tj,max of  the outer devices  D1 
and D7 amounted 191 °C and 185°C respectively. Increasing of Tj,max of  these devices by 
increasing the load current or heating phase would lead to significant thermal stressing of the 
other devices. Test was started with nominal Tj,max of 196 °C. An increase of Tj,max could be 
observed only in combination with increase of dissipation power due to increase of VF. For 
the sake of clarity and reasonable scaling, Fig.10.8 shows the behaviour of Tj,max of only three 
devices which however represents a typical behaviour of the rest diodes. 
 
 
 
 
 
 
 
 
    
 
 
 
 
Failure analysis: Failed devices have been investigated using SEM. No catastrophic bond 
wire lift-offs or melting could be observed. A typical status of the bond wires after and before 
the test is shown in Fig.10.9. 
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Fig. 10.7:  Behaviour of VF at 40 A (one-sided LTJT devices, ∆Tj=156K)
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At one device (D5), as shown in Fig.10.10, a clear weakening of the connection of two bond 
wires could be observed. D5 failed totally after 16800 cycles due to degradation of remaining 
solder joints.    
  
    
 
 
 
 
 
 
Shear tests of the bond wires have shown that the strength of the wire bonds is decreased of 
about 60% to 80% compared to unstressed reference device. The decrease for bonds 
connected to Cu metallization of the DCB substrate is between 30% to 65%.    
Furthermore, a reconstruction of the metallization could be observed. Fig.10.11 shows the 
reconstructed metallization of D1 with grains of approx. 5µm radius (left). The right picture 
shows the initial status of the metallization used in this group. 
     
 
 
 
 
 
 
 
 
 
Fig.10.9: Bond wires on chip side after approx. 13000 power cycles(left); bond wires on chip side of  
unstressed diode (right)    
Fig.10.10: Bond wire lift-off on chip side of D5 after ca. 16800 power cycles 
Fig.10.11: Reconstructed metallization after 13000 power cycles ad ∆Tj 156K (left);  metallization of 
 unstressed device(right) 
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The aluminium reconstruction of device D4 with the highest Tj,max and which survived 
approx. 35000 cycles led to increase of  the electrical resistance of the aluminium sheet of 
approx. 41%. However, no catastrophic bond wire lift-off was observed at this device.  
 
Evaluation of results: Considering the number of cycles at which the first failure occurred, 
one-sided LTJT devices show at ∆Tj=130K power cycling reliability approx. four times 
higher than state-of-the-art of soldered standard modules and twenty times higher than 
expected from extrapolation of LESIT equation for standard modules of 1997.  
Application of LTJT combined with improved bonding process yields to significant increase 
of the power cycling reliability. Even after approx. 20000 power cycles at ∆Tj=156K 
(Tj,max=196°C) either destructive bond wire aging nor critical increase of the thermal 
resistance could be observed. The one-sided LTJT shows at ∆Tj=156K power cycling 
capability four times higher than the DCB based, transfer molded devices which are the only 
devices power cycled at the similar thermal conditions during this work. Power cycling 
lifetime of one-sided LTJT at ∆Tj=156K lies ten times higher than being expected from state-
of-the-art of power modules and even seventy times higher than expected from extrapolation 
of LESIT equation. All total failures occurred at ∆Tj =156K were related to degradation of 
remaining solder joints in the devices. However, at one tested device a clear degradation of 
two bond wires after 16800 cycles could be observed. It is expected that this device would fail 
soon hence bond wire lift-off is a self accelerating process. Therefore, the lifetime-limit of 
one-sided LTJT at ∆Tj=156K is assumed to be in the range of 17000 cycles. Lifetime of the 
one-sided LTJT devices was limited by bond wire.   
The significant power cycling reliability of one-sided LT joined devices is explained by the 
assumption, that at high ∆Tj the wire bond failure is a consequence of solder fatigues. With 
the application of LTJT this failure mode is eliminated and now the direct wire bond failure 
appears. Earlier evaluation of one-sided LTJT at lower ∆Tj  of 88K [SCH97] confirms the 
power cycling reliability of the LTJT. An improvement of 50 % power cycling capability 
compared to standard soldered modules could be determined in this test. The higher 
improvement observed in this work may be caused by the high temperature swing where 
solder fatigue is the dominant lifetime limiter, different device and wire bond parameters, 
different test parameters like load current and periods, and the abandonment of potting silicon 
sealant in the devices tested in this work.   
 
10.2 Power cycling reliability of double-sided LTJT devices at ∆Tj 
=130K  
Devices under test and test parameters: In the double-sided LTJT devices, bond wires 
are replaced by silver stripes of 1mm width and LTJT is used to realize whole chip 
connections, namely chip-to-DCB; silver stripes-to-chip and silver stripes-to-DCB. A group 
of six 1200V/50A freewheeling diodes were connected in series with one-sided devices power 
cycled at ∆Tj=130K. Thus, test parameter of this test are identical to those described in Table 
10.1. The easy1 package was also selected to encapsulate the double-sided devices. A 
schematic and photo of the devices are shown in Fig.10.12.          
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Behaviour of devices during the test: Till approximately 49000 cycles, no significant 
increase of Tj,max was observed. Afterwards an increasing tendency of Tj,max especially at N6 
could be observed. To screen out any eventual aging of the efficiency of the thermal grease as 
the reason for increasing Tj,max, a fresh film of the same thermal grease has been reapplied  
after 56780 cycles. At the same time, device N6 was removed from test for closer 
investigations. At the moment of renewing of thermal grease and removing N6, the increase 
of its Rthjh amounted approx. 14%, while the increase of Rthjh of N1 and  N2 amounted approx. 
7% and no significant increase of Rthjh could be observed at the other devices.  
The behaviour of Tj,max is depicted in Fig.10.13. It is obvious that renewing  thermal grease 
had an effect but the tendency of increasing Tj,max has continued. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.10.14 shows the behaviour of VF at 40 A. The increase on VF of N2 could be identified as 
result of degradation of the pin solder of  easy1 package and not related to failure of the 
LTJT-interconnections. Test was stopped after approx. 66570 cycles.  
 
 
 
 
130
150
170
190
210
230
1000 11000 21000 31000 41000 51000 61000 71000
Number of cycles
T j
,m
ax
[°
C
]
N1
N2
N6
N9
Fig. 10.13: Behaviour of Tj,max( double-sided LT joined devices  at ∆Tj=130K) 
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Fig.10.12: Double-sided LTJT devices: Schematic (left) and a photo of  unencapsulated diode(right)  
diode 
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Failure analysis: Ultra-sound microscopy has shown that no degradation of the LTJT layers 
is obvious. Fig.10.15 and Fig.10.16  show the ultra-sound images of  LTJT layers between 
chip-DCB and silver stripes-DCB respectively. The images are from device N6 at which the 
maximal increase in Tj,max was observed.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.10.15: LTJT layer of N6: chip-substrate before (left) and after (right) test 
Fig.10.16: LTJT layers of N6: silver stripes-substrate before (left) and after (right) test 
Fig. 10.14: Behaviour of VF at 40 A ( double-sided devices LT joined devices ∆Tj=130K) 
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However peeling of the Cu metallization from the DCB substrate of some devices could be 
detected (Fig.10.17). This mechanical aging of the DCB causes the increase of the thermal 
resistance of double-sided LTJT during the test.  
  
 
 
 
 
 
 
 
 
 
 
 
Evaluation of results:  Double-sided LTJT devices show power cycling reliability at least 
two times higher than one-sided LTJT devices and 40 times higher than results expected from 
extrapolation of LESIT equation. The behaviour of VF during the test confirms that silver 
stripes withstood 66750 cycles (till test stop) without any degradation. The reason of the 
single total failure and of the increase of Rthj-h are not correlated with the LT joints but either 
with a remaining solder connection of the assembly or delaminating in DCB substrate. Even if 
the improvements in the module technology in the last ten years is considered, the reliability 
of double-sided is significant.  It is expected that the application of the LTJT to join the pins 
of easy1 package would significantly increase the power cycling reliability of the double-
sided devices.     
 
10.3 Conclusion/Summary  
One-sided LTJT shows a power cycling reliability at ∆Tj=130K and 156K five to ten times 
higher than the results expected from state-of-the-art of soldered standard modules and twenty 
to seventy times higher than expected from extrapolation of LESIT equation. The lifetime of 
the one-sided LTJT devices was limited by aging of aluminium bond wires. 
Stability of the thermal resistance of the one-sided devices during the tests due to the 
application of LTJT, decelerates lift-off process which clears the surprising high power 
cycling capability by these devices. Advancements in the wire bonding process and bond 
wires dimensions inhibit the role of the reconstruction of metallization as an accelerating 
factor for lift-off. Despite reconstruction which leads to increase of 41% of the electrical 
resistance of the metallization, bond wires have shown significant reliability at ∆Tj=156K.  
A better using of the performances of the LTJT is achieved by the double-sided LTJT devices. 
The joints stood stable till approx. 66750 cycles at ∆Tj=130K. Non LTJT related packaging 
components, e.g. DCB substrate and standard soldered pins, are the lifetime limiting factor of 
these devices. Countermeasures for enhanced aging resistance of these components would 
lead to further power cycling capability of LTJT. 
Fig.10.17: DCB substrate of N2 before  (left) and after (right) the test:  peeling of the Cu metallization 
 of DCB substrate  
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Evaluation of the achieved results of LTJT leads to the conclusion that solder layers are the 
real weak point of standard power assemblies at high temperatures. The thermal consequence 
of its aging on  the metallization and bond wires is the main life limiting factor. 
LTJT promises to be in the position to fulfil the future demands on power devices and to 
reach the required power cycling lifetime at operation temperature of 200°C.           
Fig.10.18 shows a comparison between the achieved  results, extrapolation of LESIT equation 
and of improved power modules. Even with consideration of the improvements in packaging 
technology since the completion of LESIT project, the reliability of LTJT devices is 
significant. (The lifetime of the one-sided LTJT devices at ∆Tj=156K is assumed to be in the 
range of 17000 cycles where a degradation of some bond wires was detected).               
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11 Summary and outlook 
Summary 
 
The inspiration of starting this project was the increasing demand to more reliable packaging 
and interconnection solutions at harsh environmental conditions and the lack of lifetime 
models for power devices at high temperature swings. The power cycling tests performed 
during this work are characterized by high temperature swings up to160K (Tj,max= approx. 
200°C).     
TO cases using copper lead frame and housing a Si chip with an area of 63mm2  have shown a 
poor power cycling capability at ∆Tj=110K. Chip cracks due to thermomechanical stress 
between chip; leadframe and compound material could be observed after few thousand of 
cycles. Extension of using the isolating Direct Copper Bonded substrate (DCB) as chip carrier 
also in TO-housing technology reduces the thermomechanical stresses within the assembly 
which yields to clear increase of the power cycling reliability of these discrete devices. 
Furthermore, moulding compound seems to enhance the adherence of bond wires to the chip 
and decelerates bond wire lift-off. However; moulding technology is limited to discrete 
devices used in low to medium power ranges and not available in module designs.           
Important improvements in wire bonding and solder technologies could be achieved in the 
last years reflecting into increased power cycling capability of state-of-the-art of power 
devices compared to that expected from standard modules before ten years. However, 
standard soft solders are still reliability risk and there are experimental evidences that this 
technique will not open a path for high temperature applications. Degradation of solder layers 
of power modules as well as discrete devices was observed to be the dominant failure 
mechanism and accelerating factor for bond wire aging at power cycling tests higher than 
130K. 
Low Temperature Joining Technique (LTJT) promises to be suitable for future module set-
up. Already the replacement of only chip-to-substrate solder joint (one-sided LTJT) yields 
significant power cycling capability. The lifetime of the one-sided LTJT devices was limited 
by bond wire lift-off. Taking advantages of the full performances of LTJT would however be 
achieved by the extension of its application for top side contacts where bond wires are 
replaced by silver stripes (double-sided LTJT). After eliminating of the most important weak 
points namely bond wires and soft solders, aging of the DCB substrate was observed to be 
lifetime limiting factor.  
However and for all improvements in the LTJT especially in the application methods 
achieved in the last year, the LTJT is till now only under laboratory conditions controllable 
and no industrial application is till now possible.   
The tests of the LTJT have shown that bond wires are not the weak point of the power devices 
at high temperatures, but the standard solder solutions and the thermal consequence of their 
fatigues on the device interconnection layers. Furthermore, reconstruction of Al metallization 
which leads to at least 41% increase of the electrical resistance of the aluminium sheet was 
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observed not to be a significant accelerating factor for bond wire lift-off if improved bonding 
process and bond wire parameters are used.  
Based on LESIT equation, lifetime equations for modelling the number of cycles to failure of 
power modules and discrete devices at high temperature swings could be proposed despite 
different failure mechanisms. These lifetime models consider the influence of the median 
junction temperature beside the temperature swing on the lifetime of the electronic devices. 
However and similar to the original lifetime model of LESIT, the modified equations are 
descriptive only which means that they neither consider the physical structures of the tested 
devices nor the actual failure mechanisms. Furthermore the validity of these descriptive 
models for thermal conditions beyond those used in the tests is not investigated and the results 
of their extrapolation have to be taken carefully.   
 
Outlook  
 
First attempts to modify the LESIT equation by replacing the median junction temperature  
(Tjm) by the maximal junction temperature (Tj,max) have shown that fitting results depend 
strongly on the selection of the parameter to be optimized. Each fitting attempt led to heavily 
misestimation of some test results. This is probably due to the insufficient experimental data 
at different maximal junction temperatures and specific temperature swing (∆Tj).  It is desired 
to investigate the suitability of Tj,max as alternative to Tj,m more intensively by further 
mathematical processing of the LESIT equation and eventual extended power cycling tests. 
There are experimental evidences that the lifetime of the power cycled devices and the failure 
mechanisms are influenced also by the thermal and non-thermal test parameters. The impact 
of several  parameters like median junction temperature, period duration could be determined 
by power cycling tests performed for this purpose. However, the impact of load current level 
and form is still poorly investigated. Therefore, it is desired to extend the performed tests in 
this work with testing the same packaging concepts under different electrical parameters.    
Combining of two or more technological improvements in the packaging and interconnection 
technology seems to be currently the most promising concept for reliable power devices. Best 
example is the significant power cycling reliability achieved by one-sided LTJT with 
improved bonding process. The application of bond wires and metallization coating 
[SCHÜ98];[HAM99];[CIA01]combined with one-sided LTJT would increase the degradation 
resistance of these components and further improvements in power cycling capability is 
expected. Using of advanced ceramics like the CurHPS alumina with internal crack  
propagation blocking properties [SCHU05-1] promises to enhance the mechanical aging 
resistance of standard DCB substrates. The efficiency of the above mentioned 
countermeasures should be  evaluated also at high temperatures.  
Motivated by the surprising results of LTJT, its reliability should be further followed up. 
However, this technology should be integrated in suitable housing with preferably no soldered 
joints.       
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12 Theses 
1. The environmental conditions of power devices, especially with respect to temperature, 
are getting harsher. New trends in many important applications of power electronics 
are pushing the maximal allowed junction temperature from 150°C up to 175°C or 
even 200°C.        
2. Standard packaging and interconnection solutions exhibit limited power cycling 
capability at high temperature swings and are not in the position to fulfil the increasing 
reliability requirements at increased temperature swings. 
3. The LESIT project (1992-1997) was one of the most important reliability projects 
regarding power modules. Power cycling lifetime was determined to depend on the 
junction temperature swing and on the medium junction temperature. A lifetime model 
(LESIT equation) was derived. This equation can be used as reference for the 
estimation of power cycling reliability of standard power modules at temperature 
swings up to 80K.  
4. It was found that after new fitting of the constants, the lifetime model for standard 
power modules (LESIT equation) is applicable for high temperature swings and 
different packaging concepts despite different failure mechanisms. But due to the 
limited numbers of the performed experiments, these equations can only be taken as 
first approximation for the lifetime prediction. 
5. The solder and bond processes of standard power modules have been improved since 
the time of the LESIT project. Standard modules of a professional supplier show 
power cycling capability being six times higher than could be expected from standard 
power modules in 1997. As main failure mechanism at high ∆Tj of 120K to 130K, 
bond wire lift-off and degradation of the DCB-base plate solder layer were found. 
Modules without base plate have been found to exhibit a power cycling capability at 
∆Tj between 80K and 100K up to six times higher  than expected from extrapolation of 
LESIT equation. Main visible failure mechanism is bond wire lift-off.  
6. Si chips with an area of 63mm2 are relative large to be mounted on Cu lead frame and 
housed in discrete TO cases. These devices exhibit poor power cycling capability and 
early failures by Si cracks were observed. 
7. Replacing metal lead frames by the isolating DCB substrates in discrete power devices   
reduces the thermomechanical stresses within the assembly. These devices show a 
high power cycling capability even at temperature swings up to ∆T = 155K. The 
mould compound decelerates the bond wire lift-off.   
8. Modules without base plate and chip solder replaced by Low Temperature Joining 
Technique (LTJT) and using bond wires for chip top side connections (one-sided 
LTJT) show a surprising high power cycling capability at high ∆Tj of 130K and 160K. 
The power cycling capability is improved by a factor of five to ten compared to results 
expected from improved power modules with base plate. It must be considered that no 
soft mould was used in the tested modules.  
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9. Modules without base plate, where both chip soldering and bonds are replaced by LTJT 
(double-sided LTJT), show a very high power cycling capability. The improvement 
factor amounted at least two compared to one-sided LTJT. After test stop, no sign of 
aging of the LTJT interconnections was observed.  
10. After the weak points solder layers and bond wires are eliminated and power cycling 
stress is increased, delamination of Cu-layers of the DCB substrate was found as 
failure mechanism. 
11. From the thesis (9), it can be concluded that bond wires are not the real weak point at 
high temperature swings. The main limiting factor are the solder layers and the 
thermal consequence of their fatigues on the assembly interconnections. With LTJT 
instead of solder, the power cycling requirements for temperatures of 200°C can be 
reached. A suitable protection (soft-mould) is necessary. 
12. Strong reconstruction of Al metallization was observed at high temperatures. Despite 
reconstruction which led to an increase of 41% of the electrical resistance of the 
metallization, a very high power cycling capability at maximal junction temperature 
up to 200°C was observed. The role of  the reconstruction of Al metallization as 
limiting factor for power cycling reliability seems to be overestimated.      
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